Home
last modified time | relevance | path

Searched full:vdosys1 (Results 1 – 11 of 11) sorted by relevance

/src/sys/contrib/device-tree/Bindings/display/mediatek/
H A Dmediatek,ethdr.yaml178 clocks = <&vdosys1 CLK_VDO1_DISP_MIXER>,
179 <&vdosys1 CLK_VDO1_HDR_VDO_FE0>,
180 <&vdosys1 CLK_VDO1_HDR_VDO_FE1>,
181 <&vdosys1 CLK_VDO1_HDR_GFX_FE0>,
182 <&vdosys1 CLK_VDO1_HDR_GFX_FE1>,
183 <&vdosys1 CLK_VDO1_HDR_VDO_BE>,
184 <&vdosys1 CLK_VDO1_26M_SLOW>,
185 <&vdosys1 CLK_VDO1_HDR_VDO_FE0_DL_ASYNC>,
186 <&vdosys1 CLK_VDO1_HDR_VDO_FE1_DL_ASYNC>,
187 <&vdosys1 CLK_VDO1_HDR_GFX_FE0_DL_ASYNC>,
[all …]
H A Dmediatek,padding.yaml15 specified colors. Due to hardware design, Mixer in VDOSYS1 requires
83 clocks = <&vdosys1 CLK_VDO1_PADDING0>;
H A Dmediatek,mdp-rdma.yaml83 clocks = <&vdosys1 CLK_VDO1_MDP_RDMA0>;
/src/sys/contrib/device-tree/src/arm64/mediatek/
H A Dmt8188.dtsi1191 <&vdosys1 CLK_VDO1_SMI_LARB2>,
1192 <&vdosys1 CLK_VDO1_SMI_LARB3>,
1193 <&vdosys1 CLK_VDO1_GALS>;
3110 <&vdosys1 CLK_VDO1_MERGE_VDO1_DL_ASYNC>;
3215 vdosys1: syscon@1c100000 { label
3216 compatible = "mediatek,mt8188-vdosys1", "syscon";
3227 clocks = <&vdosys1 CLK_VDO1_DISP_MUTEX>;
3237 clocks = <&vdosys1 CLK_VDO1_SMI_LARB2>,
3238 <&vdosys1 CLK_VDO1_SMI_LARB2>;
3248 clocks = <&vdosys1 CLK_VDO1_SMI_LARB3>,
[all …]
H A Dmt8195.dtsi707 <&vdosys1 CLK_VDO1_SMI_LARB2>,
708 <&vdosys1 CLK_VDO1_SMI_LARB3>,
709 <&vdosys1 CLK_VDO1_GALS>;
710 clock-names = "vdosys1", "vdosys1-0",
711 "vdosys1-1", "vdosys1-2";
3452 vdosys1: syscon@1c100000 { label
3453 compatible = "mediatek,mt8195-vdosys1", "syscon";
3492 clocks = <&vdosys1 CLK_VDO1_DISP_MUTEX>;
3502 clocks = <&vdosys1 CLK_VDO1_SMI_LARB2>,
3503 <&vdosys1 CLK_VDO1_SMI_LARB2>,
[all …]
H A Dmt8188-geralt.dtsi1267 &vdosys1 {
H A Dmt8195-cherry.dtsi1546 &vdosys1 {
/src/sys/contrib/device-tree/Bindings/arm/mediatek/
H A Dmediatek,mmsys.yaml35 - mediatek,mt8188-vdosys1
39 - mediatek,mt8195-vdosys1
45 - description: vdosys0 and vdosys1 are 2 display HW pipelines,
/src/sys/contrib/device-tree/include/dt-bindings/reset/
H A Dmt8195-resets.h38 /* VDOSYS1 */
/src/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h662 /* VDOSYS1 */
H A Dmt8195-clk.h810 /* VDOSYS1 */