Searched full:processor (Results 201 – 225 of 262) sorted by relevance
1234567891011
| /qemu/hw/intc/ |
| H A D | apic.c | 236 /* XXX: search for focus processor, arbitration */ in apic_bus_deliver()
|
| H A D | spapr_xive.c | 670 * When a Virtual Processor is scheduled to run on a HW thread, in spapr_xive_cpu_intc_reset()
|
| /qemu/ |
| H A D | qemu-options.hx | 1108 interface processor that normally sits on a system. It provides a interface
2691 " [,processor-family=%d][,processor-id=%d]\n"
2719 …urer=str][,version=str][,serial=str][,asset=str][,part=str][,processor-family=%d][,processor-id=%d…
4181 development where the reset vectors of the processor are taken into
5960 Processor. The default device is '/dev/sev'. If hardware
|
| /qemu/hw/pci-host/ |
| H A D | mv643xx.h | 17 /* Processor Address Space */
|
| /qemu/accel/tcg/ |
| H A D | tb-maint.c | 779 /* XXX: flush processor icache at this point if cache flush is expensive */ in do_tb_flush()
|
| /qemu/hw/net/ |
| H A D | imx_fec.c | 223 * The MII phy could raise a GPIO to the processor which in turn
|
| H A D | ftgmac100.c | 273 * The MII phy could raise a GPIO to the processor which in turn
|
| /qemu/target/s390x/tcg/ |
| H A D | insn-data.h.inc | 768 /* PERFORM PROCESSOR ASSIST */
1370 /* SERVICE CALL LOGICAL PROCESSOR (PV hypercall) */
1390 /* SIGNAL PROCESSOR */
|
| /qemu/include/standard-headers/linux/ |
| H A D | ethtool.h | 2420 ETH_RESET_MGMT = 1 << 0, /* Management processor */
2429 ETH_RESET_AP = 1 << 8, /* Application processor */
|
| /qemu/include/fpu/ |
| H A D | softfloat-macros.h | 27 processor in collaboration with the University of California at Berkeley,
|
| /qemu/hw/arm/ |
| H A D | strongarm.c | 1619 error_report("Machine requires a SA1110 processor."); in sa1110_init()
|
| H A D | mps2-tz.c | 37 * The AN505 defers to the Cortex-M33 processor ARMv8M IoT Kit FVP User Guide
|
| /qemu/hw/usb/ |
| H A D | hcd-uhci.c | 7 * Magor rewrite of the UHCI data structures parser and frame processor
|
| H A D | quirks-ftdi-ids.h | 256 #define FTDI_ELV_PPS7330_PID 0xFB5C /* Processor-Power-Supply (PPS 7330) */
|
| /qemu/docs/devel/testing/ |
| H A D | main.rst | 996 extensive testing of processor features.
|
| /qemu/target/i386/kvm/ |
| H A D | tdx.c | 865 * Intel enumerates SYSCALL bit as 1 only when processor in 64-bit in tdx_check_features()
|
| /qemu/linux-headers/linux/ |
| H A D | kvm.h | 223 /* the processor status word for s390 */
|
| /qemu/disas/ |
| H A D | mips.c | 633 /* CPU defines, use instead of hardcoding processor number. Keep this
943 processor. */
3181 change the state of the processor and if they do it's up to the
3853 int processor; member
3975 /* This entry, mips16, is here only for ISA/processor selection; do
3981 /* ISA and processor type to disassemble for, and register names to use.
4085 target_processor = mips_target_info.processor; in set_default_mips_dis_options()
4091 mips_processor = chosen_arch->processor; in set_default_mips_dis_options()
4716 else /* Bogus, result depends on processor. */ in print_insn_args()
|
| H A D | microblaze.c | 42 /* Assembler instructions for Xilinx's microblaze processor
|
| /qemu/target/i386/tcg/ |
| H A D | seg_helper.c | 1178 /* update processor state */ in do_interrupt_real()
2230 /* modify processor state */ in helper_ret_protected()
|
| /qemu/hw/i386/ |
| H A D | acpi-build.c | 1896 /* 5.2.15.1 Processor Local APIC/SAPIC Affinity Structure */ in build_srat()
1911 * 5.2.16.3 Processor Local x2APIC Affinity Structure in build_srat()
|
| /qemu/hw/misc/ |
| H A D | mac_via.c | 212 * on others, 0=disable processor's instruction
|
| /qemu/hw/ppc/ |
| H A D | spapr_hcall.c | 1640 /* processor register resource access h-calls */ in hypercall_register_types()
|
| /qemu/target/xtensa/ |
| H A D | xtensa-isa.c | 1423 /* Processor States. */
|
| /qemu/target/arm/ |
| H A D | cpregs.h | 1031 * Definition of an ARM co-processor register as viewed from
|
1234567891011