Searched full:on (Results 2976 – 3000 of 3124) sorted by relevance
1...<<111112113114115116117118119120>>...125
/qemu/migration/ |
H A D | trace-events | 238 qemu_rdma_register_odp_mr(const char *name) "Try to register On-Demand Paging memory region: %s"
|
/qemu/hw/arm/ |
H A D | musca.c | 637 * though we could in theory expose a machine property on the command in musca_b1_class_init()
|
H A D | armv7m.c | 622 /* CPU objects (unlike devices) are not automatically reset on system in armv7m_load_kernel()
|
/qemu/hw/virtio/ |
H A D | vhost-shadow-virtqueue.c | 598 * Called on BQL context.
|
/qemu/target/i386/ |
H A D | cpu-dump.c | 319 s->spurious_vec & APIC_SPURIO_FOCUS ? "on" : "off", in x86_cpu_dump_local_apic_state()
|
/qemu/hw/acpi/ |
H A D | cpu.c | 415 * on reboot system is in new mode and writing 0 in build_cpus_aml()
|
/qemu/hw/mips/ |
H A D | loongson3_virt.c | 22 * Generic virtualized PC Platform based on Loongson-3 CPU (MIPS64R2 with
|
/qemu/hw/core/ |
H A D | qdev.c | 504 * in device_unrealize due to its usage later on in the unplug path in device_set_realized()
|
/qemu/target/xtensa/core-dsp3400/ |
H A D | core-isa.h | 2 * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa
|
/qemu/hw/intc/ |
H A D | arm_gicv3_common.c | 378 * on the GIC revision: notably, the in-kernel KVM GIC doesn't in arm_gicv3_common_realize()
|
/qemu/hw/misc/ |
H A D | iotkit-secctl.c | 331 /* Update the combined MSC IRQ, based on S_MSCEXP_STATUS and S_MSCEXP_EN */ in iotkit_secctl_update_msc_irq()
|
/qemu/target/arm/tcg/ |
H A D | translate-m-nocp.c | 288 * branch to label based on it: in gen_branch_fpInactive()
|
H A D | mve_helper.c | 67 * the vector on the final iteration of the loop in mve_element_mask() 272 * Address writeback happens on the odd beats and updates the address 712 * to select the correct implementation based on the type of D. 2432 /* Operate on 64-bit values, but saturate at 48 bits */ 2468 /* Operate on 64-bit values, but saturate at 48 bits */
|
/qemu/target/mips/tcg/ |
H A D | msa_translate.c | 135 * The MSA vector registers are mapped on the in msa_translate_init()
|
/qemu/target/xtensa/core-lx106/ |
H A D | core-isa.h | 2 * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa
|
/qemu/target/xtensa/core-dc233c/ |
H A D | core-isa.h | 2 * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa
|
/qemu/hw/dma/ |
H A D | xlnx_csu_dma.c | 4 * This implementation is based on
|
/qemu/target/s390x/ |
H A D | ioinst.c | 127 /* MBA uses words 10 and 11, it means align on 2**6 */ in ioinst_schib_valid()
|
/qemu/disas/ |
H A D | mips.c | 1223 However, "bposge32" is a branch instruction that depends on the "pos" 1266 them first. The assemblers uses a hash table based on the 2302 /* dctr and dctw are used on the r5000. */ 2440 /* jr.hb is officially MIPS{32,64}R2, but it works on R1 as jr with 2454 /* jalr.hb is officially MIPS{32,64}R2, but it works on R1 as jalr 3180 /* No hazard protection on coprocessor instructions--they shouldn't 4083 /* This is running out on a target machine, not in a host tool. in set_default_mips_dis_options() 4217 /* Go on to the next one. If option_end points to a comma, it in parse_mips_dis_options() 4679 /* For gdb disassembler, force odd address on jalx. */ in print_insn_args() 4716 else /* Bogus, result depends on processor. */ in print_insn_args() [all …]
|
/qemu/tests/qemu-iotests/ |
H A D | 017.out | 269 No errors were found on the image. 539 No errors were found on the image. 1076 No errors were found on the image.
|
H A D | 018.out | 269 No errors were found on the image. 539 No errors were found on the image. 1076 No errors were found on the image.
|
/qemu/target/alpha/ |
H A D | translate.c | 994 emulated with a right-shift on the expanded byte mask. This in gen_msk_h() 2881 /* ??? Every TB begins with unset rounding mode, to be initialized on in alpha_tr_init_disas_context() 2894 /* Bound the number of insns to execute to those left on the page. */ in alpha_tr_init_disas_context()
|
/qemu/hw/xen/ |
H A D | xen-hvm-common.c | 597 * have the opportunity to pick up on the reset before the in cpu_handle_ioreq()
|
/qemu/util/ |
H A D | vfio-helpers.c | 94 * is recycled. The caller should make sure I/O's depending on these
|
/qemu/hw/input/ |
H A D | pckbd.c | 130 * OSes typically write 0xdd/0xdf to turn the A20 line off and on.
|
1...<<111112113114115116117118119120>>...125