Home
last modified time | relevance | path

Searched +full:mpfs +full:- +full:can (Results 1 – 24 of 24) sorted by relevance

/linux-6.15/Documentation/devicetree/bindings/net/can/
Dmicrochip,mpfs-can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/microchip,mpfs-can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 Microchip PolarFire SoC (MPFS) can controller
11 - Conor Dooley <conor.dooley@microchip.com>
14 - $ref: can-controller.yaml#
19 - items:
20 - const: microchip,pic64gx-can
21 - const: microchip,mpfs-can
[all …]
/linux-6.15/drivers/soc/microchip/
Dmpfs-sys-controller.c1 // SPDX-License-Identifier: GPL-2.0
3 * Microchip PolarFire SoC (MPFS) system controller driver
5 * Copyright (c) 2020-2021 Microchip Corporation. All rights reserved.
21 #include <soc/microchip/mpfs.h>
48 reinit_completion(&sys_controller->c); in mpfs_blocking_transaction()
50 ret = mbox_send_message(sys_controller->chan, msg); in mpfs_blocking_transaction()
52 dev_warn(sys_controller->client.dev, "MPFS sys controller service timeout\n"); in mpfs_blocking_transaction()
60 * to trigger the rx callback then the service can be deemed to have in mpfs_blocking_transaction()
62 * The caller can then interrogate msg::response::resp_status to in mpfs_blocking_transaction()
67 if (!wait_for_completion_timeout(&sys_controller->c, timeout)) { in mpfs_blocking_transaction()
[all …]
/linux-6.15/arch/riscv/boot/dts/microchip/
Dmpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
8 #address-cells = <2>;
9 #size-cells = <2>;
11 compatible = "microchip,mpfs";
14 #address-cells = <1>;
15 #size-cells = <0>;
16 timebase-frequency = <1000000>;
[all …]
Dmpfs-icicle-kit.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
6 #include "mpfs.dtsi"
7 #include "mpfs-icicle-kit-fabric.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/leds/common.h>
12 model = "Microchip PolarFire-SoC Icicle Kit";
13 compatible = "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpfs-icicle-kit",
14 "microchip,mpfs";
[all …]
/linux-6.15/Documentation/devicetree/bindings/soc/microchip/
Dmicrochip,mpfs-sys-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/microchip/microchip,mpfs-sys-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) system controller
10 - Conor Dooley <conor.dooley@microchip.com>
16 eNVM contents etc. More information on these services can be found online, at
17 https://onlinedocs.microchip.com/pr/GUID-1409CF11-8EF9-4C24-A94E-70979A688632-en-US-1/index.html
27 const: microchip,mpfs-sys-controller
29 microchip,bitstream-flash:
[all …]
/linux-6.15/drivers/mailbox/
Dmailbox-mpfs.c1 // SPDX-License-Identifier: GPL-2.0
3 * Microchip PolarFire SoC (MPFS) system controller/mailbox controller driver
5 * Copyright (c) 2020-2022 Microchip Corporation. All rights reserved.
22 #include <soc/microchip/mpfs.h>
46 #define SCB_CTRL_MASK GENMASK(SCB_CTRL_POS + SCB_MASK_WIDTH - 1, SCB_CTRL_POS)
63 #define SCB_STATUS_MASK GENMASK(SCB_STATUS_POS + SCB_MASK_WIDTH - 1, SCB_STATUS_POS)
82 if (mbox->control_scb) in mpfs_mbox_busy()
83 regmap_read(mbox->control_scb, SERVICES_SR_OFFSET, &status); in mpfs_mbox_busy()
85 status = readl_relaxed(mbox->ctrl_base + SERVICES_SR_OFFSET); in mpfs_mbox_busy()
92 struct mpfs_mbox *mbox = (struct mpfs_mbox *)chan->con_priv; in mpfs_mbox_last_tx_done()
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
6 on-chip processors through queued messages and interrupt driven
16 The controller has 3 mailbox channels, the last of which can be
35 ARM MHUv3 controllers can implement a varying number of extensions
37 will be discovered and possibly managed at probe-time.
64 which can be used in Secure mode only.
82 running on the Cortex-M3 rWTM secure processor of the Armada 37xx
99 This driver provides support for inter-processor communication
180 tristate "PolarFire SoC (MPFS) Mailbox"
185 This driver adds support for the PolarFire SoC (MPFS) mailbox controller.
[all …]
/linux-6.15/drivers/net/ethernet/mellanox/mlx5/core/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
17 Core driver for low level functionality of the ConnectX-4 and
18 Connect-IB cards by Mellanox Technologies.
28 sandbox-specific client drivers.
37 Ethernet support in Mellanox Technologies ConnectX-4 NIC.
44 Mellanox MLX5 ethernet hardware-accelerated receive flow steering support,
58 bool "Mellanox Technologies MLX5 MPFS support"
62 Mellanox Technologies Ethernet Multi-Physical Function Switch (MPFS)
63 support in ConnectX NIC. MPFs is required for when multi-PF configuration
68 bool "Mellanox Technologies MLX5 SRIOV E-Switch support"
[all …]
Deswitch.c14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
39 #include <linux/mlx5/mpfs.h>
65 bool mpfs; /* UC MAC was added to MPFs */ member
73 return -EOPNOTSUPP; in mlx5_eswitch_check()
76 return -EOPNOTSUPP; in mlx5_eswitch_check()
92 return dev->priv.eswitch; in __mlx5_devlink_eswitch_get()
112 return ERR_PTR(-EPERM); in mlx5_eswitch_get_vport()
114 vport = xa_load(&esw->vports, vport_num); in mlx5_eswitch_get_vport()
116 esw_debug(esw->dev, "vport out of range: num(0x%x)\n", vport_num); in mlx5_eswitch_get_vport()
[all …]
Dmain.c2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
38 #include <linux/dma-mapping.h>
54 #include "lib/mpfs.h"
88 MODULE_PARM_DESC(prof_sel, "profile selector. Valid range 0 - 2");
91 #define MAX_SW_VHCA_ID (BIT(__mlx5_bit_sz(cmd_hca_cap_2, sw_vhca_id)) - 1)
197 fw_initializing = ioread32be(&dev->iseg->initializing); in wait_fw_init()
203 return -ETIMEDOUT; in wait_fw_init()
205 if (test_bit(MLX5_BREAK_FW_WAIT, &dev->intf_state)) { in wait_fw_init()
[all …]
/linux-6.15/drivers/usb/musb/
Dmpfs.c1 // SPDX-License-Identifier: GPL-2.0
3 * PolarFire SoC (MPFS) MUSB Glue Layer
5 * Copyright (c) 2020-2022 Microchip Corporation. All rights reserved.
11 #include <linux/dma-mapping.h>
58 * connect. They can trigger transient overcurrent conditions in mpfs_musb_set_vbus()
61 devctl = musb_readb(musb->mregs, MUSB_DEVCTL); in mpfs_musb_set_vbus()
64 musb->is_active = 1; in mpfs_musb_set_vbus()
65 musb->xceiv->otg->default_a = 1; in mpfs_musb_set_vbus()
66 musb->xceiv->otg->state = OTG_STATE_A_WAIT_VRISE; in mpfs_musb_set_vbus()
70 musb->is_active = 0; in mpfs_musb_set_vbus()
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 # USB Dual Role (OTG-ready) Controller Drivers
7 # (M)HDRC = (Multipoint) Highspeed Dual-Role Controller
27 module will be called "musb-hdrc".
74 tristate "DA8xx/OMAP-L1x"
123 will be called mpfs.
135 you can still disable it at run time using the "use_dma=n" module
159 depends on USB_MUSB_TUSB6010 = USB_MUSB_HDRC # both built-in or both modules
/linux-6.15/Documentation/networking/device_drivers/ethernet/mellanox/mlx5/
Dkconfig.rst1 .. SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
10 | mlx5 core is modular and most of the major mlx5 core driver features can be selected (compiled in…
26 | The driver can be enabled by choosing CONFIG_MLX5_CORE=y/m in kernel config.
34 | built-in into mlx5_core.ko.
39 …g (DCB) Support <https://enterprise-support.nvidia.com/s/article/howto-auto-config-pfc-and-ets-on-…
53 | Flow-based classifiers, such as those registered through
54 | `tc-flower(8)`, are processed by the device, rather than the
61 | Enables Hardware-accelerated receive flow steering (arfs) support, and ntuple filtering.
62 | https://enterprise-support.nvidia.com/s/article/howto-configure-arfs-on-connectx-4
67 | Enables :ref:`IPSec XFRM cryptography-offload acceleration <xfrm_device>`.
[all …]
Dcounters.rst1 .. SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
13 - `Overview`_
14 - `Groups`_
15 - `Types`_
16 - `Descriptions`_
27 ----------------------------------------
29 ---------------------------------------- ---------------------------------------- |
32 | ------------------- --------------- | | ------------------- --------------- | |
34 | ------------------- --------------- | | ------------------- --------------- | |
36 | ------------------- | | ------------------- | |
[all …]
/linux-6.15/drivers/firmware/microchip/
Dmpfs-auto-update.c1 // SPDX-License-Identifier: GPL-2.0
8 * Copyright (c) 2022-2023 Microchip Corporation. All rights reserved.
21 #include <soc/microchip/mpfs.h>
44 * |------------------------------| 0x0000000
47 * |------------------------------| 0x0000400
51 * |------------------------------| 0x0100400
54 * |------------------------------| 0x1500400
57 * |------------------------------| 0x2900400
59 * | Reserved for multi-image IAP |
61 * |------------------------------| 0x3D00400
[all …]
/linux-6.15/drivers/spi/
Dspi-microchip-core.c1 // SPDX-License-Identifier: (GPL-2.0)
5 * Copyright (c) 2018-2022 Microchip Technology Inc. and its subsidiaries
118 return readl(spi->regs + reg); in mchp_corespi_read()
123 writel(val, spi->regs + reg); in mchp_corespi_write()
145 spi->rx_len -= spi->n_bytes; in mchp_corespi_read_fifo()
147 if (!spi->rx_buf) in mchp_corespi_read_fifo()
150 if (spi->n_bytes == 4) in mchp_corespi_read_fifo()
151 *((u32 *)spi->rx_buf) = data; in mchp_corespi_read_fifo()
152 else if (spi->n_bytes == 2) in mchp_corespi_read_fifo()
153 *((u16 *)spi->rx_buf) = data; in mchp_corespi_read_fifo()
[all …]
/linux-6.15/Documentation/devicetree/bindings/net/
Dcdns,macb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nicolas Ferre <nicolas.ferre@microchip.com>
11 - Claudiu Beznea <claudiu.beznea@microchip.com>
16 - items:
17 - enum:
18 - cdns,at91rm9200-emac # Atmel at91rm9200 SoC
19 - const: cdns,emac # Generic
21 - items:
[all …]
/linux-6.15/drivers/reset/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
12 via GPIOs or SoC-internal reset controller modules.
87 GPIOs. Typically for OF platforms this driver expects "reset-gpios"
90 If compiled as module, it will be called reset-gpio.
139 Support for the Canaan Kendryte K210 RISC-V SoC reset controller.
185 bool "Microchip PolarFire SoC (MPFS) Reset Driver"
215 Raspberry Pi 4's co-processor controls some of the board's HW
218 interfacing with RPi4's co-processor and model these firmware
245 that can be asserted and deasserted by toggling bits in a contiguous,
249 - Altera SoCFPGAs
[all …]
/linux-6.15/drivers/i2c/busses/
Di2c-microchip-corei2c.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (c) 2018-2022 Microchip Corporation. All rights reserved.
91 * struct mchp_corei2c_dev - Microchip CoreI2C device private data
129 u8 ctrl = readb(idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_disable()
132 writeb(ctrl, idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_disable()
137 u8 ctrl = readb(idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_enable()
140 writeb(ctrl, idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_enable()
151 u8 ctrl = readb(idev->base + CORE_I2C_CTRL); in mchp_corei2c_stop()
154 writeb(ctrl, idev->base + CORE_I2C_CTRL); in mchp_corei2c_stop()
179 return -EINVAL; in mchp_corei2c_set_divisor()
[all …]
/linux-6.15/drivers/dma/sf-pdma/
Dsf-pdma.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * - drivers/dma/fsl-edma.c
8 * - drivers/dma/dw-edma/
9 * - drivers/dma/pxa-dma.c
12 * - Chapter 12 "Platform DMA Engine (PDMA)" of
13 * SiFive FU540-C000 v1.0
14 * https://static.dev.sifive.com/FU540-C000-v1.0.pdf
21 #include <linux/dma-mapping.h>
26 #include "sf-pdma.h"
63 desc->chan = chan; in sf_pdma_alloc_desc()
[all …]
/linux-6.15/drivers/vdpa/mlx5/net/
Dmlx5_vnet.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
20 #include <linux/mlx5/mpfs.h>
47 #define MLX5_FEATURE(_mvdev, _feature) (!!((_mvdev)->actual_features & BIT_ULL(_feature)))
149 if (!(mvdev->actual_features & BIT_ULL(VIRTIO_NET_F_MQ))) { in is_index_valid()
150 if (!(mvdev->actual_features & BIT_ULL(VIRTIO_NET_F_CTRL_VQ))) in is_index_valid()
156 return idx <= mvdev->max_idx; in is_index_valid()
179 /* TODO: cross-endian support */
183 (mvdev->actual_features & BIT_ULL(VIRTIO_F_VERSION_1)); in mlx5_vdpa_is_little_endian()
198 if (!(mvdev->actual_features & BIT_ULL(VIRTIO_NET_F_MQ))) in ctrl_vq_idx()
201 return mvdev->max_vqs; in ctrl_vq_idx()
[all …]
/linux-6.15/drivers/rtc/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
44 This clock should be battery-backed, so that it reads the correct
45 time when the system boots from a power-off state. Otherwise, your
69 one can sleep when setting time, because it runs in the workqueue
129 can be accessed as /dev/rtc, which is a name
141 once-per-second update interrupts, used for synchronization.
151 RTC test driver. It's a software RTC which can be
158 This driver can also be built as a module. If so, the module
159 will be called rtc-test.
172 This driver can also be built as a module. If so, the module
[all …]
/linux-6.15/
DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
41 Can be useful for excluding a specific subdirectory, for instance:
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
[all …]
/linux-6.15/drivers/net/ethernet/cadence/
Dmacb_main.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2004-2006 Atmel Corporation
10 #include <linux/clk-provider.h>
23 #include <linux/dma-mapping.h>
37 #include <linux/firmware/xlnx-zynqmp.h>
55 * (bp)->rx_ring_size)
61 * (bp)->tx_ring_size)
64 #define MACB_TX_WAKEUP_THRESH(bp) (3 * (bp)->tx_ring_size / 4)
75 …MAX_TX_LEN ((unsigned int)((1 << MACB_TX_FRMLEN_SIZE) - 1) & ~((unsigned int)(MACB_TX_LEN_ALIGN -…
91 * 1 frame time (10 Mbits/s, full-duplex, ignoring collisions)
[all …]