Home
last modified time | relevance | path

Searched full:xscale (Results 1 – 10 of 10) sorted by relevance

/qemu/target/arm/tcg/
H A Dcpu32.c809 cpu->dtb_compatible = "marvell,xscale"; in pxa250_initfn()
821 cpu->dtb_compatible = "marvell,xscale"; in pxa255_initfn()
833 cpu->dtb_compatible = "marvell,xscale"; in pxa260_initfn()
845 cpu->dtb_compatible = "marvell,xscale"; in pxa261_initfn()
857 cpu->dtb_compatible = "marvell,xscale"; in pxa262_initfn()
869 cpu->dtb_compatible = "marvell,xscale"; in pxa270a0_initfn()
882 cpu->dtb_compatible = "marvell,xscale"; in pxa270a1_initfn()
895 cpu->dtb_compatible = "marvell,xscale"; in pxa270b0_initfn()
908 cpu->dtb_compatible = "marvell,xscale"; in pxa270b1_initfn()
921 cpu->dtb_compatible = "marvell,xscale"; in pxa270c0_initfn()
[all …]
H A Dtranslate.h176 /* Bottom two bits of XScale c15_cpar coprocessor access control reg */
H A Dtranslate.c2445 /* Disassemble an XScale DSP instruction. Returns nonzero if an error occurred
3056 * Note that on XScale all cp0..c13 registers do an access check in do_coproc_insn()
3195 /* Decode XScale DSP or iWMMXt insn (in the copro space, cp=0 or 1) */
3572 * For XScale, we must not decode the XScale cp0, cp1 space as in valid_cp()
7372 /* TODO: convert xscale/iwmmxt decoder to decodetree ?? */ in disas_arm_insn()
H A Diwmmxt_helper.c2 * iwMMXt micro operations for XScale.
/qemu/hw/timer/
H A Dpxa2xx_timer.c2 * Intel XScale PXA255/270 OS Timers.
/qemu/target/arm/
H A Dcpu.h332 uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */
503 uint32_t c15_cpar; /* XScale Coprocessor Access Register */
2399 ARM_FEATURE_XSCALE, /* Intel XScale extensions. */
2983 * VECSTRIDE, which is OK as no XScale CPU has VFP.
H A Dptw.c1064 case 3: /* 1k page, or ARMv6/XScale "extended small (4k) page" */ in get_phys_addr_v5()
1066 /* ARMv6/XScale extended small page format */ in get_phys_addr_v5()
H A Dcpu.c2263 * We rely on no XScale CPU having VFP so we can use the same bits in the in arm_cpu_realizefn()
H A Dhelper.c4492 * XScale specific cache-lockdown: since we have no cache we NOP these
4903 * comment in ARMCPRegInfo sctlr initialization below for why Xscale in sctlr_write()
/qemu/tests/data/qobject/
H A Dqdict.txt3214 copypage-xscale.c: 3881