| /linux-6.8/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_hw_top.h | 15 * struct traffic_shaper_cfg: traffic shaper configuration
16 * @en : enable/disable traffic shaper
75 * @setup_traffic_shaper : programs traffic shaper control
87 * setup_traffic_shaper() : Setup traffic shaper control
89 * @cfg : traffic shaper configuration
|
| D | dpu_hw_catalog.h | 64 * @DPU_SSPP_TS_PREFILL Supports prefill with traffic shaper
65 * @DPU_SSPP_TS_PREFILL_REC1 Supports prefill with traffic shaper multirec
176 * @DPU_WB_TRAFFIC_SHAPER, Writeback traffic shaper bloc
|
| /linux-6.8/include/linux/platform_data/ |
| D | lp855x.h | 109 LP8556_COMBINED1, /* pwm + i2c before the shaper block */
111 LP8556_COMBINED2, /* pwm + i2c after the shaper block */
117 LP8557_COMBINED1, /* pwm + i2c after the shaper block */
118 LP8557_COMBINED2, /* pwm + i2c before the shaper block */
|
| /linux-6.8/net/sched/ |
| D | sch_mqprio.c | 26 u16 shaper; member
48 if (priv->shaper != TC_MQPRIO_SHAPER_DCB) in mqprio_enable_offload()
56 mqprio.shaper = priv->shaper; in mqprio_enable_offload()
276 priv->shaper = nla_get_u16(tb[TCA_MQPRIO_SHAPER]); in mqprio_parse_nlattr()
280 if (priv->shaper != TC_MQPRIO_SHAPER_BW_RATE) { in mqprio_parse_nlattr()
282 "min_rate accepted only when shaper is in bw_rlimit mode"); in mqprio_parse_nlattr()
309 if (priv->shaper != TC_MQPRIO_SHAPER_BW_RATE) { in mqprio_parse_nlattr()
311 "max_rate accepted only when shaper is in bw_rlimit mode"); in mqprio_parse_nlattr()
597 nla_put_u16(skb, TCA_MQPRIO_SHAPER, priv->shaper)) in mqprio_dump()
|
| D | sch_cbs.c | 3 * net/sched/sch_cbs.c Credit Based Shaper
8 /* Credit Based Shaper (CBS)
11 * This is a simple rate-limiting shaper aimed at TSN applications on
577 MODULE_DESCRIPTION("Credit Based shaper");
|
| /linux-6.8/drivers/net/ethernet/hisilicon/hns3/hns3pf/ |
| D | hclge_tm.h | 201 u8 ir_b; /* IR_B parameter of IR shaper */
202 u8 ir_u; /* IR_U parameter of IR shaper */
203 u8 ir_s; /* IR_S parameter of IR shaper */
|
| D | hclge_tm.c | 26 /* hclge_shaper_para_calc: calculate ir parameter for the shaper
28 * @shaper_level: the shaper level. eg: port, pg, priority, queueset
29 * @ir_para: parameters of IR shaper
899 /* Calc shaper para */ in hclge_tm_pg_shaper_cfg()
1150 /* Need config vport shaper */ in hclge_tm_pri_vnet_base_shaper_cfg()
1477 /* Cfg tm shaper */ in hclge_tm_schd_setup_hw()
1848 "failed to get qset %u shaper, ret = %d\n", qset_id, in hclge_tm_get_qset_shaper()
1923 "failed to get priority shaper(%#x), ret = %d\n", in hclge_tm_get_pri_shaper()
2077 "failed to get pg shaper(%#x), ret = %d\n", in hclge_tm_get_pg_shaper()
2105 "failed to get port shaper, ret = %d\n", ret); in hclge_tm_get_port_shaper()
|
| /linux-6.8/drivers/gpu/drm/amd/display/dc/resource/dcn30/ |
| D | dcn30_resource.h | 88 struct dc_transfer_func **shaper);
94 struct dc_transfer_func **shaper);
|
| D | dcn30_resource.c | 1437 struct dc_transfer_func **shaper) in dcn30_acquire_post_bldn_3dlut() argument
1443 ASSERT(*lut == NULL && *shaper == NULL); in dcn30_acquire_post_bldn_3dlut()
1445 *shaper = NULL; in dcn30_acquire_post_bldn_3dlut()
1450 *shaper = pool->mpc_shaper[i]; in dcn30_acquire_post_bldn_3dlut()
1472 struct dc_transfer_func **shaper) in dcn30_release_post_bldn_3dlut() argument
1478 if (pool->mpc_lut[i] == *lut && pool->mpc_shaper[i] == *shaper) { in dcn30_release_post_bldn_3dlut()
1482 *shaper = NULL; in dcn30_release_post_bldn_3dlut()
|
| /linux-6.8/tools/testing/selftests/drivers/net/mlxsw/ |
| D | qos_max_descriptors.sh | 5 # switch. A shaper is used in $swp2, so the traffic is limited there. Packets
62 # The current TBF qdisc interface does not allow us to configure the shaper to
63 # flat zero. The ASIC shaper is guaranteed to work with a granularity of
|
| D | qos_mc_aware.sh | 266 # Minimum shaper of 200Mbps on MC TCs should cause about 20% of
268 check_err $(bc <<< "$deg < 15") "Minimum shaper not in effect"
|
| /linux-6.8/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_mode.h | 370 * @shaper_lut_property: Plane property to set pre-blending shaper LUT
379 * pre-blending shaper LUT as supported by the driver (read-only).
384 * transfer function for pre-blending shaper (before applying 3D LUT)
385 * with or without LUT. There is no shaper ROM, but we can use AMD
411 * conversion. It works as a post-3DLUT 1D LUT. With shaper LUT, they
|
| /linux-6.8/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm_color.c | 108 * degamma TF, shaper TF (before 3D LUT), and blend(dpp.ogam) TF and
761 * If user shaper LUT is set, we assume a linear color space in amdgpu_dm_atomic_shaper_lut()
808 * shaper and 3D LUTs match the hw supported size
813 * newer) and if the user shaper and 3D LUTs match the supported size.
822 const struct drm_color_lut *shaper = NULL, *lut3d = NULL; in amdgpu_dm_verify_lut3d_size() local
826 /* shaper LUT is only available if 3D LUT color caps */ in amdgpu_dm_verify_lut3d_size()
828 shaper = __extract_blob_lut(dm_plane_state->shaper_lut, &size); in amdgpu_dm_verify_lut3d_size()
830 if (shaper && size != exp_size) { in amdgpu_dm_verify_lut3d_size()
832 "Invalid Shaper LUT size. Should be %u but got %u.\n", in amdgpu_dm_verify_lut3d_size()
1166 "setting plane %d shaper LUT failed.\n", in amdgpu_dm_plane_set_color_properties()
|
| /linux-6.8/tools/testing/selftests/net/forwarding/ |
| D | sch_tbf_core.sh | 4 # egress port from the switch ($swp2), a shaper is installed. The test verifies
5 # that the rates on the port match the configured shaper.
|
| D | sch_red.sh | 4 # This test sends one stream of traffic from H1 through a TBF shaper, to a RED
5 # within TBF shaper on $swp3. The two shapers have the same configuration, and
7 # shaper. A second stream is sent from H2 also via $swp3, and used to inject
|
| /linux-6.8/drivers/net/ethernet/mscc/ |
| D | ocelot_police.h | 14 MSCC_QOS_RATE_MODE_DISABLED, /* Policer/shaper disabled */
|
| /linux-6.8/drivers/net/ethernet/freescale/enetc/ |
| D | Kconfig | 77 taprio(802.1Qbv) and Credit Based Shaper(802.1Qbu).
|
| /linux-6.8/Documentation/networking/device_drivers/ethernet/intel/ |
| D | iavf.rst | 156 The shaper bw_rlimit parameter is optional.
164 queues 16@0 16@16 hw 1 mode channel shaper bw_rlimit min_rate 1Gbit 2Gbit
178 shaper bw_rlimit: for each tc, sets minimum and maximum bandwidth rates.
|
| /linux-6.8/Documentation/devicetree/bindings/net/dsa/ |
| D | hirschmann,hellcreek.yaml | 21 Shaper.
|
| /linux-6.8/drivers/gpu/drm/amd/display/dc/inc/ |
| D | core_types.h | 184 struct dc_transfer_func **shaper);
190 struct dc_transfer_func **shaper);
|
| /linux-6.8/drivers/net/ethernet/ti/ |
| D | Kconfig | 142 Time Aware Shaper (TAS) / Enhanced Scheduled Traffic (EST),
|
| /linux-6.8/drivers/gpu/drm/amd/display/dc/dcn32/ |
| D | dcn32_dpp.c | 126 ….dpp_program_shaper_lut = NULL, // CM SHAPER block is removed in DCN3.2 DPP, (it is in MPCC, prog…
|
| /linux-6.8/include/net/ |
| D | pkt_sched.h | 173 u16 shaper; member
|
| /linux-6.8/include/uapi/linux/ |
| D | dcbnl.h | 38 * @cbs: credit based shaper ets algorithm supported
53 * 1 credit-based shaper
|
| /linux-6.8/drivers/gpu/drm/amd/display/dc/resource/dcn32/ |
| D | dcn32_resource.c | 1597 struct dc_transfer_func **shaper) in dcn32_acquire_post_bldn_3dlut() argument
1601 ASSERT(*lut == NULL && *shaper == NULL); in dcn32_acquire_post_bldn_3dlut()
1603 *shaper = NULL; in dcn32_acquire_post_bldn_3dlut()
1607 *shaper = pool->mpc_shaper[mpcc_id]; in dcn32_acquire_post_bldn_3dlut()
1618 struct dc_transfer_func **shaper) in dcn32_release_post_bldn_3dlut() argument
1624 if (pool->mpc_lut[i] == *lut && pool->mpc_shaper[i] == *shaper) { in dcn32_release_post_bldn_3dlut()
1628 *shaper = NULL; in dcn32_release_post_bldn_3dlut()
|