Home
last modified time | relevance | path

Searched +full:d +full:- (Results 1 – 25 of 1040) sorted by relevance

12345678910>>...42

/qemu/target/openrisc/
H A Ddisas.c21 #include "disas/dis-asm.h"
27 /* Include the auto-generated decoder. */
28 #include "decode-insns.c.inc"
31 (info->fprintf_func(info->stream, "%-9s " format, \
40 status = info->read_memory_func(addr, buffer, 4, info); in print_insn_or1k()
42 info->memory_error_func(status, addr, info); in print_insn_or1k()
43 return -1; in print_insn_or1k()
60 INSN(add, "r%d, r%d, r%d", a->d, a->a, a->b)
61 INSN(addc, "r%d, r%d, r%d", a->d, a->a, a->b)
62 INSN(sub, "r%d, r%d, r%d", a->d, a->a, a->b)
[all …]
/qemu/tests/qtest/
H A Dtco-test.c7 * See the COPYING file in the top-level directory.
14 #include "libqos/pci-pc.h"
51 static void test_end(TestData *d) in test_end() argument
53 g_free(d->dev); in test_end()
54 qpci_free_pc(d->bus); in test_end()
55 qtest_quit(d->qts); in test_end()
58 static void test_init(TestData *d) in test_init() argument
62 qs = qtest_initf("-machine q35 %s %s", in test_init()
63 d->noreboot ? "-global ICH9-LPC.noreboot=true" : "", in test_init()
64 !d->args ? "" : d->args); in test_init()
[all …]
/qemu/target/avr/
H A Ddisas.c4 * Copyright (c) 2019-2020 Richard Henderson <rth@twiddle.net>
5 * Copyright (c) 2019-2020 Michael Rolnik <mrolnik@gmail.com>
52 ctx->next_word_used = true; in next_word()
53 return ctx->next_word; in next_word()
61 /* Include the auto-generated decoder. */
63 #include "decode-insn.c.inc"
66 (pctx->info->fprintf_func(pctx->info->stream, "%-9s " format, \
77 status = info->read_memory_func(addr, buffer, 2, info); in avr_print_insn()
79 info->memory_error_func(status, addr, info); in avr_print_insn()
80 return -1; in avr_print_insn()
[all …]
/qemu/pc-bios/
HDopenbios-sparc32 ... device id %s version %d machine id %d Incompatible configuration device version, freezing (sparc32-dma
/qemu/hw/xen/
H A Dxen-host-pci-device.c5 * the COPYING file in the top-level directory.
12 #include "hw/xen/xen-legacy-backend.h"
13 #include "hw/xen/xen-bus-helper.h"
14 #include "xen-host-pci-device.h"
17 ((PCIE_CONFIG_SPACE_SIZE - PCI_CONFIG_SPACE_SIZE) / (PCI_CAP_SIZEOF + 4))
29 #define IORESOURCE_BITS 0x000000ff /* Bus-specific bits */
39 * Non-passthrough (dom0) accesses are local PCI devices and use the given BDF
41 * either have a BDF identical to the backend's BDF (xen-backend.passthrough=1)
42 * or a local virtual BDF (xen-backend.passthrough=0)
47 static void xen_host_pci_fill_local_addr(XenHostPCIDevice *d, Error **errp) in xen_host_pci_fill_local_addr() argument
[all …]
/qemu/tests/qtest/libqos/
H A Dvirtio-pci.c7 * See the COPYING file in the top-level directory.
13 #include "virtio-pci.h"
15 #include "pci-pc.h"
16 #include "libqos-malloc.h"
17 #include "malloc-pc.h"
19 #include "standard-headers/linux/virtio_ring.h"
20 #include "standard-headers/linux/virtio_pci.h"
25 #include "virtio-pci-modern.h"
27 /* virtio-pci is a superclass of all virtio-xxx-pci devices;
28 * the relation between virtio-pci and virtio-xxx-pci is implicit,
[all …]
H A Dvirtio.c7 * See the COPYING file in the top-level directory.
14 #include "standard-headers/linux/virtio_config.h"
15 #include "standard-headers/linux/virtio_ring.h"
20 * accesses. For VIRTIO 1.0 the vring is little-endian so the automatic guest
26 static uint16_t qvirtio_readw(QVirtioDevice *d, QTestState *qts, uint64_t addr) in qvirtio_readw() argument
30 if (d->features & (1ull << VIRTIO_F_VERSION_1)) { in qvirtio_readw()
40 static uint32_t qvirtio_readl(QVirtioDevice *d, QTestState *qts, uint64_t addr) in qvirtio_readl() argument
44 if (d->features & (1ull << VIRTIO_F_VERSION_1)) { in qvirtio_readl()
54 static void qvirtio_writew(QVirtioDevice *d, QTestState *qts, in qvirtio_writew() argument
57 if (d->features & (1ull << VIRTIO_F_VERSION_1)) { in qvirtio_writew()
[all …]
H A De1000e.c23 #include "pci-pc.h"
28 #include "libqos-malloc.h"
39 void e1000e_tx_ring_push(QE1000E *d, void *descr) in e1000e_tx_ring_push() argument
41 QE1000E_PCI *d_pci = container_of(d, QE1000E_PCI, e1000e); in e1000e_tx_ring_push()
42 uint32_t tail = e1000e_macreg_read(d, E1000_TDT); in e1000e_tx_ring_push()
43 uint32_t len = e1000e_macreg_read(d, E1000_TDLEN) / E1000_RING_DESC_LEN; in e1000e_tx_ring_push()
45 qtest_memwrite(d_pci->pci_dev.bus->qts, in e1000e_tx_ring_push()
46 d->tx_ring + tail * E1000_RING_DESC_LEN, in e1000e_tx_ring_push()
48 e1000e_macreg_write(d, E1000_TDT, (tail + 1) % len); in e1000e_tx_ring_push()
51 qtest_memread(d_pci->pci_dev.bus->qts, in e1000e_tx_ring_push()
[all …]
H A Digb.c4 * Copyright (c) 2022-2023 Red Hat, Inc.
25 #include "pci-pc.h"
30 #include "libqos-malloc.h"
50 qpci_iounmap(&epci->pci_dev, epci->mac_regs); in e1000e_pci_destructor()
51 qpci_msix_disable(&epci->pci_dev); in e1000e_pci_destructor()
57 QE1000E_PCI *d = (QE1000E_PCI *) obj; in igb_pci_start_hw() local
61 qpci_device_enable(&d->pci_dev); in igb_pci_start_hw()
64 val = e1000e_macreg_read(&d->e1000e, E1000_CTRL); in igb_pci_start_hw()
65 e1000e_macreg_write(&d->e1000e, E1000_CTRL, val | E1000_CTRL_RST | E1000_CTRL_SLU); in igb_pci_start_hw()
68 e1000e_macreg_write(&d->e1000e, E1000_MDIC, in igb_pci_start_hw()
[all …]
/qemu/hw/usb/
H A Dtrace-events4 …t, int ep, void *p, const char *o, const char *n) "bus %d, port %s, ep %d, packet %p, state %s -> …
5 …st char *port, int ep, void *p, const char *o, const char *n) "bus %d, port %s, ep %d, packet %p, …
8 usb_port_claim(int bus, const char *port) "bus %d, port %s"
9 usb_port_attach(int bus, const char *port, const char *devspeed, const char *portspeed) "bus %d, po…
10 usb_port_detach(int bus, const char *port) "bus %d, port %s"
11 usb_port_release(int bus, const char *port) "bus %d, port %s"
13 # hcd-ohci-pci.c
16 # hcd-ohci.c
18 …x next 0x%.8x be 0x%.8x, frame_number 0x%.8x starting_frame 0x%.8x, frame_count 0x%.8x relative %d"
20 usb_ohci_iso_td_relative_frame_number_neg(int rel) "ISO_TD R=%d < 0"
[all …]
/qemu/hw/audio/
H A Dintel-hda.c22 #include "hw/qdev-properties.h"
28 #include "qemu/error-report.h"
30 #include "intel-hda.h"
32 #include "intel-hda-defs.h"
37 /* --------------------------------------------------------------------- */
41 DEFINE_PROP_UINT32("cad", HDACodecDevice, cad, -1),
55 bus->response = response; in hda_codec_bus_init()
56 bus->xfer = xfer; in hda_codec_bus_init()
61 HDACodecBus *bus = HDA_BUS(qdev->parent_bus); in hda_codec_dev_realize()
65 if (dev->cad == -1) { in hda_codec_dev_realize()
[all …]
/qemu/hw/pci-bridge/
H A Dpcie_root_port.c9 * Most of the code was migrated from hw/pci-bridge/ioh3420.
12 * See the COPYING file in the top-level directory.
19 #include "hw/qdev-properties.h"
21 static void rp_aer_vector_update(PCIDevice *d) in rp_aer_vector_update() argument
23 PCIERootPortClass *rpc = PCIE_ROOT_PORT_GET_CLASS(d); in rp_aer_vector_update()
25 if (rpc->aer_vector) { in rp_aer_vector_update()
26 pcie_aer_root_set_vector(d, rpc->aer_vector(d)); in rp_aer_vector_update()
30 static void rp_write_config(PCIDevice *d, uint32_t address, in rp_write_config() argument
34 pci_get_long(d->config + d->exp.aer_cap + PCI_ERR_ROOT_COMMAND); in rp_write_config()
37 pcie_cap_slot_get(d, &slt_ctl, &slt_sta); in rp_write_config()
[all …]
/qemu/hw/display/
H A Dtrace-events8 …nt dx, int dy, int dz, int button_state, int abs_pointer_wanted) "%p x %d y %d z %d bs 0x%x abs %d"
9 xenfb_key_event(void *opaque, int scancode, int button_state) "%p scancode %d bs 0x%x"
10 xenfb_input_connected(void *xendev, int abs_pointer_wanted) "%p abs %d"
17 vmware_value_read(uint32_t index, uint32_t value) "index %d, value 0x%x"
18 vmware_value_write(uint32_t index, uint32_t value) "index %d, value 0x%x"
19 vmware_palette_read(uint32_t index, uint32_t value) "index %d, value 0x%x"
20 vmware_palette_write(uint32_t index, uint32_t value) "index %d, value 0x%x"
21 vmware_scratch_read(uint32_t index, uint32_t value) "index %d, value 0x%x"
22 vmware_scratch_write(uint32_t index, uint32_t value) "index %d, value 0x%x"
23 vmware_setmode(uint32_t w, uint32_t h, uint32_t bpp) "%dx%d @ %d bpp"
[all …]
H A Dvga-helpers.h25 static inline void vga_draw_glyph_line(uint8_t *d, uint32_t font_data, in vga_draw_glyph_line() argument
28 ((uint32_t *)d)[0] = (-((font_data >> 7)) & xorcol) ^ bgcol; in vga_draw_glyph_line()
29 ((uint32_t *)d)[1] = (-((font_data >> 6) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
30 ((uint32_t *)d)[2] = (-((font_data >> 5) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
31 ((uint32_t *)d)[3] = (-((font_data >> 4) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
32 ((uint32_t *)d)[4] = (-((font_data >> 3) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
33 ((uint32_t *)d)[5] = (-((font_data >> 2) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
34 ((uint32_t *)d)[6] = (-((font_data >> 1) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
35 ((uint32_t *)d)[7] = (-((font_data >> 0) & 1) & xorcol) ^ bgcol; in vga_draw_glyph_line()
38 static void vga_draw_glyph8(uint8_t *d, int linesize, in vga_draw_glyph8() argument
[all …]
H A Dqxl.c29 #include "qemu/main-loop.h"
31 #include "hw/qdev-properties.h"
41 uint32_t cons = (r)->cons & SPICE_RING_INDEX_MASK(r); \
42 if (cons >= ARRAY_SIZE((r)->items)) { \
44 "%u >= %zu", cons, ARRAY_SIZE((r)->items)); \
47 ret = &(r)->items[cons].el; \
52 #define ALIGN(a, b) (((a) + ((b) - 1)) & ~((b) - 1))
119 static void qxl_send_events(PCIQXLDevice *d, uint32_t events);
120 static int qxl_destroy_primary(PCIQXLDevice *d, qxl_async_io async);
121 static void qxl_reset_memslots(PCIQXLDevice *d);
[all …]
/qemu/ui/
H A Dtrace-events5 console_gfx_reuse(int index) "%d"
6 console_gfx_close(int index) "%d"
7 … esc_param0, int esc_param1, int ch, int nb_esc_params) "escape sequence CSI%d;%d%c, %d parameters"
9 console_txt_new(int w, int h) "%dx%d"
10 console_select(int nr) "%d"
11 console_refresh(int interval) "interval %d ms"
12 displaysurface_create(int w, int h) "%dx%d"
13 displaysurface_create_from(void *display_surface, int w, int h, uint32_t format) "surface=%p, %dx%d…
18 ppm_save(int fd, void *image) "fd=%d image=%p"
20 # gtk-egl.c
[all …]
/qemu/hw/dma/
H A Di8257.c4 * Copyright (c) 2003-2004 Vassili Karpov (malc)
27 #include "hw/qdev-properties.h"
31 #include "qemu/main-loop.h"
68 static const int channels[8] = {-1, 2, 3, 1, -1, -1, -1, 0};
72 I8257State *d = opaque; in i8257_write_page() local
76 if (-1 == ichan) { in i8257_write_page()
80 d->regs[ichan].page = data; in i8257_write_page()
85 I8257State *d = opaque; in i8257_write_pageh() local
89 if (-1 == ichan) { in i8257_write_pageh()
93 d->regs[ichan].pageh = data; in i8257_write_pageh()
[all …]
/qemu/target/m68k/
H A Dfpu_helper.c4 * Copyright (c) 2006-2007 CodeSourcery
23 #include "exec/helper-proto.h"
24 #include "accel/tcg/cpu-ldst.h"
59 return floatx80_to_int32(val->d, &env->fp_status); in HELPER()
64 return floatx80_to_float32(val->d, &env->fp_status); in HELPER()
69 res->d = int32_to_floatx80(val, &env->fp_status); in HELPER()
74 res->d = float32_to_floatx80(val, &env->fp_status); in HELPER()
79 res->d = float64_to_floatx80(val, &env->fp_status); in HELPER()
84 return floatx80_to_float64(val->d, &env->fp_status); in HELPER()
89 res->d = floatx80_round_to_int(val->d, &env->fp_status); in HELPER()
[all …]
/qemu/chardev/
H A Dchar-mux.c4 * Copyright (c) 2003-2008 Fabrice Bellard
31 #include "system/block-backend.h"
32 #include "qapi/qapi-commands-control.h"
33 #include "chardev-internal.h"
47 MuxChardev *d = MUX_CHARDEV(chr); in mux_chr_write() local
49 if (!d->timestamps) { in mux_chr_write()
50 ret = qemu_chr_fe_write(&d->chr, buf, len); in mux_chr_write()
56 if (d->linestart) { in mux_chr_write()
62 if (d->timestamps_start == -1) { in mux_chr_write()
63 d->timestamps_start = ti; in mux_chr_write()
[all …]
/qemu/hw/watchdog/
H A Dwdt_i6300esb.c73 * performed depends on the -watchdog-action
97 * states 0 -> 1 -> 2 when this happens.
110 * (hence it starts counting down) or has been keep-alived. in OBJECT_DECLARE_SIMPLE_TYPE()
112 static void i6300esb_restart_timer(I6300State *d, int stage) in OBJECT_DECLARE_SIMPLE_TYPE()
116 if (!d->enabled) in OBJECT_DECLARE_SIMPLE_TYPE()
119 d->stage = stage; in OBJECT_DECLARE_SIMPLE_TYPE()
121 if (d->stage <= 1) in OBJECT_DECLARE_SIMPLE_TYPE()
122 timeout = d->timer1_preload; in OBJECT_DECLARE_SIMPLE_TYPE()
124 timeout = d->timer2_preload; in OBJECT_DECLARE_SIMPLE_TYPE()
126 if (d->clock_scale == CLOCK_SCALE_1KHZ) in OBJECT_DECLARE_SIMPLE_TYPE()
[all …]
/qemu/target/arm/tcg/
H A Dcrypto_helper.c2 * crypto_helper.c - emulate v8 Crypto Extensions instructions
4 * Copyright (C) 2013 - 2018 Linaro Ltd <ard.biesheuvel@linaro.org>
15 #include "tcg/tcg-gvec-desc.h"
16 #include "crypto/aes-round.h"
21 #include "exec/helper-proto.h.inc"
30 #define CR_ST_BYTE(state, i) ((state).bytes[(15 - (i)) ^ 8])
31 #define CR_ST_WORD(state, i) ((state).words[(3 - (i)) ^ 2])
63 * Our uint64_t are in the wrong order for big-endian. in HELPER()
68 t.d[0] = st->d[1] ^ rk->d[1]; in HELPER()
69 t.d[1] = st->d[0] ^ rk->d[0]; in HELPER()
[all …]
/qemu/target/i386/
H A Dops_sse.h22 #include "crypto/aes-round.h"
57 void glue(helper_psrlw, SUFFIX)(CPUX86State *env, Reg *d, Reg *s, Reg *c) in glue()
60 if (c->Q(0) > 15) { in glue()
62 d->Q(i) = 0; in glue()
65 shift = c->B(0); in glue()
67 d->W(i) = FPSRL(s->W(i), shift); in glue()
72 void glue(helper_psllw, SUFFIX)(CPUX86State *env, Reg *d, Reg *s, Reg *c) in glue()
75 if (c->Q(0) > 15) { in glue()
77 d->Q(i) = 0; in glue()
80 shift = c->B(0); in glue()
[all …]
/qemu/tests/tcg/mips/include/
H A Dwrappers_msa.h80 "ld.d $w11, 0($t0)\n\t" \
83 "st.d $w10, 0($t0)\n\t" \
96 "ld.d $w11, 0($t0)\n\t" \
99 "st.d $w10, 0($t0)\n\t" \
114 "ld.d $w11, 0($t0)\n\t" \
116 "ld.d $w12, 0($t0)\n\t" \
119 "st.d $w10, 0($t0)\n\t" \
133 "ld.d $w11, 0($t0)\n\t" \
135 "ld.d $w12, 0($t0)\n\t" \
138 "st.d $w10, 0($t0)\n\t" \
[all …]
/qemu/hw/ide/
H A Dsii3112.c7 * See the COPYING file in the top-level directory.
20 #include "ide-internal.h"
39 * Internal Register Space - BAR5 (section 6.7 of the data sheet).
45 SiI3112PCIState *d = opaque; in sii3112_reg_read() local
50 val = d->i.bmdma[0].cmd; in sii3112_reg_read()
53 val = d->regs[0].swdata; in sii3112_reg_read()
56 val = d->i.bmdma[0].status; in sii3112_reg_read()
62 val = bmdma_addr_ioport_ops.read(&d->i.bmdma[0], addr - 4, size); in sii3112_reg_read()
65 val = d->i.bmdma[1].cmd; in sii3112_reg_read()
68 val = d->regs[1].swdata; in sii3112_reg_read()
[all …]
/qemu/tests/tcg/multiarch/
H A Dsha1.c6 SHA-1 in C
10 Test Vectors (from FIPS PUB 180-1)
19 /* #define LITTLE_ENDIAN * This should be #define'd already, if true. */
30 SHA-1 in C
47 #define rol(value, bits) (((value) << (bits)) | ((value) >> (32 - (bits))))
52 #define blk0(i) (block->l[i] = (rol(block->l[i],24)&0xFF00FF00) \
53 |(rol(block->l[i],8)&0x00FF00FF))
55 #define blk0(i) block->l[i]
59 #define blk(i) (block->l[i&15] = rol(block->l[(i+13)&15]^block->l[(i+8)&15] \
60 ^block->l[(i+2)&15]^block->l[i&15],1))
[all …]

12345678910>>...42