Home
last modified time | relevance | path

Searched +full:4 +full:mhz (Results 1 – 25 of 1103) sorted by relevance

12345678910>>...45

/linux-6.8/arch/x86/kernel/
Dtsc_msr.c19 #define MAX_NUM_FREQS 16 /* 4 bits to select the frequency */
22 * The frequency numbers in the SDM are e.g. 83.3 MHz, which does not contain a
24 * use a 25 MHz crystal and Cherry Trail uses a 19.2 MHz crystal, the crystal
25 * is the source clk for a root PLL which outputs 1600 and 100 MHz. It is
31 * clock of 100 MHz plus a quotient which gets us as close to the frequency
33 * For the 83.3 MHz example from above this would give us 100 MHz * 5 / 6 =
34 * 83 and 1/3 MHz, which matches exactly what has been measured on actual hw.
80 * 000: 100 * 5 / 6 = 83.3333 MHz
81 * 001: 100 * 1 / 1 = 100.0000 MHz
82 * 010: 100 * 4 / 3 = 133.3333 MHz
[all …]
/linux-6.8/drivers/scsi/qla2xxx/
Dqla_devtbl.h8 "QLA2340", "133MHz PCI-X to 2Gb FC, Single Channel", /* 0x100 */
9 "QLA2342", "133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x101 */
10 "QLA2344", "133MHz PCI-X to 2Gb FC, Quad Channel", /* 0x102 */
14 "QLA2310", "Sun 66MHz PCI-X to 2Gb FC, Single Channel", /* 0x106 */
15 "QLA2332", "Sun 66MHz PCI-X to 2Gb FC, Single Channel", /* 0x107 */
18 "QLA2342", "Sun 133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x10a */
20 "QLA2350", "133MHz PCI-X to 2Gb FC, Single Channel", /* 0x10c */
21 "QLA2352", "133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x10d */
22 "QLA2352", "Sun 133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x10e */
29 "QLA2360", "133MHz PCI-X to 2Gb FC, Single Channel", /* 0x115 */
[all …]
/linux-6.8/drivers/clk/uniphier/
Dclk-uniphier-sys.c24 UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 4), \
40 UNIPHIER_CLK_FACTOR("nand-4x", (idx), "nand", 4, 1)
87 UNIPHIER_CLK_FACTOR("spll", -1, "ref", 65, 1), /* 1597.44 MHz */
88 UNIPHIER_CLK_FACTOR("upll", -1, "ref", 6000, 512), /* 288 MHz */
89 UNIPHIER_CLK_FACTOR("a2pll", -1, "ref", 24, 1), /* 589.824 MHz */
90 UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 5625, 512), /* 270 MHz */
103 UNIPHIER_CLK_FACTOR("spll", -1, "ref", 64, 1), /* 1600 MHz */
104 UNIPHIER_CLK_FACTOR("upll", -1, "ref", 288, 25), /* 288 MHz */
105 UNIPHIER_CLK_FACTOR("a2pll", -1, "upll", 256, 125), /* 589.824 MHz */
106 UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 270, 25), /* 270 MHz */
[all …]
/linux-6.8/drivers/clk/samsung/
Dclk-exynos3250.c97 #define PWR_CTRL1_USE_CORE0_WFE (1 << 4)
253 SRC_LEFTBUS, 4, 1),
258 SRC_RIGHTBUS, 4, 1),
270 MUX(CLK_MOUT_EPLL_USER, "mout_epll_user", mout_epll_user_p, SRC_TOP0, 4, 1),
283 MUX(CLK_MOUT_CAM1, "mout_cam1", group_sclk_p, SRC_CAM, 20, 4),
284 MUX(CLK_MOUT_CAM_BLK, "mout_cam_blk", group_sclk_cam_blk_p, SRC_CAM, 0, 4),
288 MUX(CLK_MOUT_MFC_1, "mout_mfc_1", group_epll_vpll_p, SRC_MFC, 4, 1),
293 MUX(CLK_MOUT_G3D_1, "mout_g3d_1", group_epll_vpll_p, SRC_G3D, 4, 1),
297 MUX(CLK_MOUT_MIPI0, "mout_mipi0", group_sclk_p, SRC_LCD, 12, 4),
298 MUX(CLK_MOUT_FIMD0, "mout_fimd0", group_sclk_fimd0_p, SRC_LCD, 0, 4),
[all …]
Dclk-exynos4.c132 #define PWR_CTRL1_USE_CORE0_WFE (1 << 4)
338 /* Exynos 4x12-specific parent groups */
427 MUX(0, "mout_mfc1", sclk_evpll_p, SRC_MFC, 4, 1),
429 MUX_F(CLK_MOUT_G3D1, "mout_g3d1", sclk_evpll_p, SRC_G3D, 4, 1,
435 MUX(CLK_SCLK_EPLL, "sclk_epll", mout_epll_p, SRC_TOP0, 4, 1),
438 MUX(0, "mout_dmc_bus", sclk_ampll_p4210, SRC_DMC, 4, 1),
460 MUX(CLK_MOUT_MIXER, "mout_mixer", mout_mixer_p4210, SRC_TV, 4, 1),
463 MUX(0, "mout_g2d1", sclk_evpll_p, E4210_SRC_IMAGE, 4, 1),
465 MUX(0, "mout_fimd1", group1_p4210, E4210_SRC_LCD1, 0, 4),
466 MUX(0, "mout_mipi1", group1_p4210, E4210_SRC_LCD1, 12, 4),
[all …]
Dclk-exynos5260.c38 PLL_35XX_RATE(24 * MHZ, 1700000000, 425, 6, 0),
39 PLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),
40 PLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),
41 PLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),
42 PLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),
43 PLL_35XX_RATE(24 * MHZ, 1200000000, 400, 4, 1),
44 PLL_35XX_RATE(24 * MHZ, 1100000000, 275, 3, 1),
45 PLL_35XX_RATE(24 * MHZ, 1000000000, 250, 3, 1),
46 PLL_35XX_RATE(24 * MHZ, 933000000, 311, 4, 1),
47 PLL_35XX_RATE(24 * MHZ, 900000000, 300, 4, 1),
[all …]
/linux-6.8/arch/arm/mach-omap2/
Dopp2xxx.h69 #define R1_CLKSEL_L3 (4 << 0)
71 #define R1_CLKSEL_USB (4 << 25)
82 #define R1_CLKSEL_MDM (4 << 0)
123 /* 2420-PRCM III 532MHz core */
124 #define RIII_CLKSEL_L3 (4 << 0) /* 133MHz */
125 #define RIII_CLKSEL_L4 (2 << 5) /* 66.5MHz */
126 #define RIII_CLKSEL_USB (4 << 25) /* 33.25MHz */
131 #define RIII_CLKSEL_MPU (2 << 0) /* 266MHz */
133 #define RIII_CLKSEL_DSP (3 << 0) /* c5x - 177.3MHz */
134 #define RIII_CLKSEL_DSP_IF (2 << 5) /* c5x - 88.67MHz */
[all …]
/linux-6.8/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu11_driver_if_vangogh.h45 uint16_t Freq; // in MHz
50 uint16_t MinClock; // This is either DCFCLK or SOCCLK (in MHz)
51 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz)
60 #define NUM_WM_RANGES 4
110 #define NUM_FCLK_DPM_LEVELS 4
124 //Freq in MHz
159 #define THROTTLER_STATUS_BIT_THM_CORE 4
168 uint16_t GfxclkFrequency; //[MHz]
169 uint16_t SocclkFrequency; //[MHz]
170 uint16_t VclkFrequency; //[MHz]
[all …]
Dsmu13_driver_if_yellow_carp.h29 #define SMU13_YELLOW_CARP_DRIVER_IF_VERSION 4
45 uint16_t Freq; // in MHz
50 uint16_t MinClock; // This is either DCFCLK or SOCCLK (in MHz)
51 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz)
60 #define NUM_WM_RANGES 4
109 #define NUM_DF_PSTATE_LEVELS 4
119 //Freq in MHz
148 #define THROTTLER_STATUS_BIT_THM_CORE 4
159 uint16_t GfxclkFrequency; //[MHz]
160 uint16_t SocclkFrequency; //[MHz]
[all …]
Dsmu13_driver_if_v13_0_5.h33 #define THROTTLER_STATUS_BIT_THM_CORE 4
43 #define NUM_DCFCLK_DPM_LEVELS 4
44 #define NUM_DISPCLK_DPM_LEVELS 4
45 #define NUM_DPPCLK_DPM_LEVELS 4
46 #define NUM_SOCCLK_DPM_LEVELS 4
47 #define NUM_VCN_DPM_LEVELS 4
48 #define NUM_SOC_VOLTAGE_LEVELS 4
49 #define NUM_DF_PSTATE_LEVELS 4
52 uint16_t MinClock; // This is either DCFCLK or SOCCLK (in MHz)
53 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz)
[all …]
Dsmu12_driver_if.h46 uint16_t Freq; // in MHz
51 uint16_t MinClock; // This is either DCFCLK or SOCCLK (in MHz)
52 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz)
61 #define NUM_WM_RANGES 4
107 #define NUM_FCLK_DPM_LEVELS 4
108 #define NUM_MEMCLK_DPM_LEVELS 4
112 uint32_t Freq; // In MHz
161 #define THROTTLER_STATUS_BIT_THM_CORE 4
172 uint16_t ClockFrequency[CLOCK_COUNT]; //[MHz]
174 uint16_t AverageGfxclkFrequency; //[MHz]
[all …]
Dsmu11_driver_if_sienna_cichlid.h45 #define NUM_UCLK_DPM_LEVELS 4
50 #define NUM_XGMI_PSTATE_LEVELS 4
80 #define FEATURE_DPM_FCLK_BIT 4
199 #define THROTTLER_TEMP_VR_GFX_BIT 4
223 #define FW_DSTATE_SMN_DS_BIT 4
525 XGMI_LINK_RATE_4 = 4, // 4Gbps
632 uint16_t SmnclkDpmFreq [NUM_SMNCLK_DPM_LEVELS]; // in MHz
681 uint16_t FreqTableGfx [NUM_GFXCLK_DPM_LEVELS ]; // In MHz
682 uint16_t FreqTableVclk [NUM_VCLK_DPM_LEVELS ]; // In MHz
683 uint16_t FreqTableDclk [NUM_DCLK_DPM_LEVELS ]; // In MHz
[all …]
/linux-6.8/drivers/clk/spear/
Dspear1340_clock.c58 #define SPEAR1340_UART0_CLK_SHIFT 4
81 #define SPEAR1340_I2S_PRS1_CLK_Y_SHIFT 4
125 #define SPEAR1340_FSMC_CLK_ENB 4
136 #define SPEAR1340_GPT2_CLK_ENB 4
155 #define SPEAR1340_CEC1_CLK_ENB 4
164 /* PCLK 24MHz */
165 {.mode = 0, .m = 0x83, .n = 0x04, .p = 0x5}, /* vco 1572, pll 49.125 MHz */
166 {.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x3}, /* vco 1000, pll 125 MHz */
167 {.mode = 0, .m = 0x64, .n = 0x06, .p = 0x1}, /* vco 800, pll 400 MHz */
168 {.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x1}, /* vco 1000, pll 500 MHz */
[all …]
Dspear1310_clock.c53 #define SPEAR1310_UART_CLK_SHIFT 4
64 #define SPEAR1310_GMAC_PHY_IF_SEL_SHIFT 4
81 #define SPEAR1310_I2S_PRS1_CLK_Y_SHIFT 4
129 #define SPEAR1310_FSMC_CLK_ENB 4
141 #define SPEAR1310_GPT2_CLK_ENB 4
162 #define SPEAR1310_OSC_25M_CLK_ENB 4
221 #define SPEAR1310_GMII_CLK_ENB 4
231 /* PCLK 24MHz */
232 {.mode = 0, .m = 0x83, .n = 0x04, .p = 0x5}, /* vco 1572, pll 49.125 MHz */
233 {.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x3}, /* vco 1000, pll 125 MHz */
[all …]
/linux-6.8/Documentation/fb/
Dviafb.modes10 # 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock)
29 # D: 25.175 MHz, H: 31.469 kHz, V: 59.94 Hz
32 # D: 24.823 MHz, H: 39.780 kHz, V: 60.00 Hz
35 # 640x480, 75 Hz, Non-Interlaced (31.50 MHz dotclock)
53 # D: 31.50 MHz, H: 37.500 kHz, V: 75.00 Hz
56 # 640x480, 85 Hz, Non-Interlaced (36.000 MHz dotclock)
74 # D: 36.000 MHz, H: 43.269 kHz, V: 85.00 Hz
77 # 640x480, 100 Hz, Non-Interlaced (43.163 MHz dotclock)
95 # D: 43.163 MHz, H: 50.900 kHz, V: 100.00 Hz
98 # 640x480, 120 Hz, Non-Interlaced (52.406 MHz dotclock)
[all …]
/linux-6.8/drivers/media/pci/cx18/
Dcx18-av-audio.c25 * 4.5 MHz/286 * 455/2 * 8 = 28.63636363... MHz in set_audclk_freq()
41 * crystal value at all, it will assume 28.636360 MHz, the crystal in set_audclk_freq()
44 * xtal_freq = 28.636360 MHz in set_audclk_freq()
49 * Below I aim to run the PLLs' VCOs near 400 MHz to minimize error. in set_audclk_freq()
66 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq()
70 /* xtal * 0xd.bb3a060/0x20 = 32000 * 384: 393 MHz p-pd*/ in set_audclk_freq()
73 /* src3/4/6_ctl */ in set_audclk_freq()
74 /* 0x1.f77f = (4 * xtal/8*2/455) / 32000 */ in set_audclk_freq()
82 /* AUD_COUNT = 0x2fff = 8 samples * 4 * 384 - 1 */ in set_audclk_freq()
88 * ((8 samples/32,000) * (13,500,000 * 8) * 4 - 1) * 8 in set_audclk_freq()
[all …]
/linux-6.8/drivers/media/i2c/cx25840/
Dcx25840-audio.c17 * NTSC Color subcarrier freq * 8 = 4.5 MHz/286 * 455/2 * 8 = 28.63636363... MHz
26 * ref_freq = 28.636360 MHz
28 * ref_freq = 28.636363 MHz
46 * 28636360 * 0xf.15f17f0/4 = 108 MHz in cx25840_set_audclk_freq()
47 * 432 MHz pre-postdivide in cx25840_set_audclk_freq()
53 * 196.6 MHz pre-postdivide in cx25840_set_audclk_freq()
54 * FIXME < 200 MHz is out of specified valid range in cx25840_set_audclk_freq()
68 /* src3/4/6_ctl */ in cx25840_set_audclk_freq()
69 /* 0x1.f77f = (4 * 28636360/8 * 2/455) / 32000 */ in cx25840_set_audclk_freq()
84 * 28636360 * 0xf.15f17f0/4 = 108 MHz in cx25840_set_audclk_freq()
[all …]
/linux-6.8/drivers/net/wireless/intel/iwlwifi/fw/api/
Drs.h14 * bandwidths <= 80MHz
16 * @IWL_TLC_MNG_CFG_FLAGS_HE_STBC_160MHZ_MSK: enable STBC in HE at 160MHz
31 IWL_TLC_MNG_CFG_FLAGS_HE_DCM_NSS_2_MSK = BIT(4),
37 * @IWL_TLC_MNG_CH_WIDTH_20MHZ: 20MHZ channel
38 * @IWL_TLC_MNG_CH_WIDTH_40MHZ: 40MHZ channel
39 * @IWL_TLC_MNG_CH_WIDTH_80MHZ: 80MHZ channel
40 * @IWL_TLC_MNG_CH_WIDTH_160MHZ: 160MHZ channel
41 * @IWL_TLC_MNG_CH_WIDTH_320MHZ: 320MHZ channel
122 * @IWL_TLC_MCS_PER_BW_160: mcs for bw - 160Mhz
123 * @IWL_TLC_MCS_PER_BW_320: mcs for bw - 320Mhz
[all …]
/linux-6.8/drivers/clk/mvebu/
Ddove.c26 * 5 = 1000 MHz
27 * 6 = 933 MHz
28 * 7 = 933 MHz
29 * 8 = 800 MHz
30 * 9 = 800 MHz
31 * 10 = 800 MHz
32 * 11 = 1067 MHz
33 * 12 = 667 MHz
34 * 13 = 533 MHz
35 * 14 = 400 MHz
[all …]
Dkirkwood.c27 * SAR0[4:3,22,1] : CPU frequency (6281,6292,6282)
28 * 4 = 600 MHz
29 * 6 = 800 MHz
30 * 7 = 1000 MHz
31 * 9 = 1200 MHz
32 * 12 = 1500 MHz
33 * 13 = 1600 MHz
34 * 14 = 1800 MHz
35 * 15 = 2000 MHz
41 * 5 = (1/4) * CPU
[all …]
/linux-6.8/drivers/net/wireless/ti/wl12xx/
Dwl12xx.h45 #define WL12XX_AGGR_BUFFER_SIZE (4 * PAGE_SIZE)
73 WL12XX_REFCLOCK_19 = 0, /* 19.2 MHz */
74 WL12XX_REFCLOCK_26 = 1, /* 26 MHz */
75 WL12XX_REFCLOCK_38 = 2, /* 38.4 MHz */
76 WL12XX_REFCLOCK_52 = 3, /* 52 MHz */
77 WL12XX_REFCLOCK_38_XTAL = 4, /* 38.4 MHz, XTAL */
78 WL12XX_REFCLOCK_26_XTAL = 5, /* 26 MHz, XTAL */
83 WL12XX_TCXOCLOCK_19_2 = 0, /* 19.2MHz */
84 WL12XX_TCXOCLOCK_26 = 1, /* 26 MHz */
85 WL12XX_TCXOCLOCK_38_4 = 2, /* 38.4MHz */
[all …]
/linux-6.8/Documentation/admin-guide/pm/
Dintel-speed-select.rst74 TDP level change control is unlocked, max level: 4
105 get-config-levels:4
109 get-config-levels:4
111 On this system under test, there are 4 performance profiles in addition to the
152 enable-cpu-list:0,1,2,3,4,5,6,7,8,9,10,11,12,13,28,29,30,31,32,33,34,35,36,37,38,39,40,41
154 base-frequency(MHz):2600
168 condition is met, then base frequency of 2600 MHz can be maintained. To
170 level 4::
172 # intel-speed-select perf-profile info -l 4
178 perf-profile-level-4
[all …]
/linux-6.8/Documentation/devicetree/bindings/mfd/
Domap-usb-host.txt24 "ohci-phy-4pin-dpdm",
28 "ohci-tll-4pin-dpdm",
40 * "usbhost_120m_fck" - 120MHz Functional clock.
43 * "refclk_60m_int" - 60MHz internal reference clock for UTMI clock mux
44 * "refclk_60m_ext_p1" - 60MHz external ref. clock for Port 1's UTMI clock mux.
45 * "refclk_60m_ext_p2" - 60MHz external ref. clock for Port 2's UTMI clock mux
51 * "usb_host_hs_hsic480m_p1_clk" - Port 1 480MHz HSIC clock gate.
52 * "usb_host_hs_hsic480m_p2_clk" - Port 2 480MHz HSIC clock gate.
53 * "usb_host_hs_hsic480m_p3_clk" - Port 3 480MHz HSIC clock gate.
54 * "usb_host_hs_hsic60m_p1_clk" - Port 1 60MHz HSIC clock gate.
[all …]
/linux-6.8/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_smu.h31 #define PMFW_DRIVER_IF_VERSION 4
47 uint16_t Freq; // in MHz
52 uint16_t MinClock; // This is either DCFCLK or SOCCLK (in MHz)
53 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz)
62 #define NUM_WM_RANGES 4
111 #define NUM_DF_PSTATE_LEVELS 4
128 //Freq in MHz
157 #define THROTTLER_STATUS_BIT_THM_CORE 4
168 uint16_t GfxclkFrequency; //[MHz]
169 uint16_t SocclkFrequency; //[MHz]
[all …]
/linux-6.8/tools/testing/selftests/intel_pstate/
Drun.sh6 # state to the minimum supported frequency, in decrements of 100MHz. The
10 # or the requested frequency in MHz, the Actual frequency, as read from
22 #/tmp/result.3100:1:cpu MHz : 2899.980
23 #/tmp/result.3100:2:cpu MHz : 2900.000
25 #/tmp/result.3100:4:max_perf_pct 94
28 # for consistency and modified to remove the extra MHz values. The result.X
33 # Kselftest framework requirement - SKIP code is 4.
34 ksft_skip=4
60 grep MHz /proc/cpuinfo | sort -u > /tmp/result.freqs
80 # MAIN (ALL UNITS IN MHZ)
[all …]

12345678910>>...45