Home
last modified time | relevance | path

Searched +full:16 +full:- +full:17 (Results 1 – 25 of 1128) sorted by relevance

12345678910>>...46

/linux-5.10/arch/arm/include/asm/hardware/
Dentry-macro-iomd.S2 * arch/arm/include/asm/hardware/entry-macro-iomd.S
4 * Low-level IRQ helper macros for IOC/IOMD based platforms
62 irq_prio_d: .byte 0,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
63 .byte 20,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
64 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
65 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
66 .byte 22,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
67 .byte 22,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
68 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
69 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
[all …]
/linux-5.10/arch/alpha/lib/
Dev6-copy_page.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-copy_page.S
13 -----------------------------
28 9 cycles but I was not able to get it to run that fast -- the initial
34 -------------------------------------
45 --------------------------------------
51 forced me to add another cycle to the inner-most kernel - up to 11
68 /* Prefetch 5 read cachelines; write-hint 10 cache lines. */
69 wh64 ($16)
70 ldl $31,0($17)
[all …]
Dev6-memcpy.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-memcpy.S
4 * 21264 version by Rick Gorton <rick.gorton@alpha-processor.com>
8 * - memory accessed as aligned quadwords only
9 * - uses bcmpge to compare 8 bytes in parallel
14 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
16 * E - either cluster
17 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
18 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
21 * $1,$2, - scratch
[all …]
Dev6-memset.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-memset.S
8 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
13 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
15 * E - either cluster
16 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
17 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
48 * undertake a major re-write to interleave the constant materialization
49 * with other parts of the fall-through code. This is important, even
53 and $17,255,$1 # E : 00000000000000ch
[all …]
Dcopy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
9 * Notably, we have to make sure that $0 is always up-to-date and
21 .long 99b - .; \
22 lda $31, $exitin-99b($31); \
28 .long 99b - .; \
29 lda $31, $exitout-99b($31); \
39 and $16,7,$3
45 EXI( ldq_u $1,0($17) )
46 EXO( ldq_u $2,0($16) )
47 extbl $1,$17,$1
[all …]
Dmemset.S1 /* SPDX-License-Identifier: GPL-2.0 */
10 * This routine is "moral-ware": you are free to use it any way you wish, and
33 and $17,255,$1 /* E1 */
34 insbl $17,1,$17 /* .. E0 */
35 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
36 sll $17,16,$1 /* E1 (p-c latency, next cycle) */
38 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
39 sll $17,32,$1 /* E1 (p-c latency, next cycle) */
40 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
45 addq $18,$16,$6 /* E0 */
[all …]
Dev6-copy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-copy_user.S
5 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
11 * Notably, we have to make sure that $0 is always up-to-date and
19 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
21 * E - either cluster
22 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
23 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
31 .long 99b - .; \
32 lda $31, $exitin-99b($31); \
[all …]
Dcopy_page.S1 /* SPDX-License-Identifier: GPL-2.0 */
20 1: ldq $0,0($17)
21 ldq $1,8($17)
22 ldq $2,16($17)
23 ldq $3,24($17)
25 ldq $4,32($17)
26 ldq $5,40($17)
27 ldq $6,48($17)
28 ldq $7,56($17)
30 stq $0,0($16)
[all …]
Dmemchr.S17 write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
18 Boston, MA 02111-1307, USA. */
22 - memory accessed as aligned quadwords only
23 - uses cmpbge to compare 8 bytes in parallel
24 - does binary search to find 0 byte in last
31 - only minimum number of quadwords may be accessed
32 - the third argument is an unsigned long
44 # Hack -- if someone passes in (size_t)-1, hoping to just
47 # that we will never have a 56-bit address space, cropping
49 zap $18, 0x80, $5 #-e0 :
[all …]
Dev6-memchr.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-memchr.S
5 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
9 * - memory accessed as aligned quadwords only
10 * - uses cmpbge to compare 8 bytes in parallel
11 * - does binary search to find 0 byte in last
18 * - only minimum number of quadwords may be accessed
19 * - the third argument is an unsigned long
24 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
26 * E - either cluster
[all …]
Dcsum_ipv6_magic.S1 /* SPDX-License-Identifier: GPL-2.0 */
12 * Misalignment handling (which costs 16 instructions / 8 cycles)
24 ldq_u $0,0($16) # e0 : load src & dst addr words
27 ldq_u $21,7($16) # .. e1 : handle misalignment
30 ldq_u $1,8($16) # .. e1 :
32 ldq_u $22,15($16) # .. e1 :
35 ldq_u $2,0($17) # .. e1 :
37 ldq_u $23,7($17) # .. e1 :
39 extql $0,$16,$0 # e0 :
40 ldq_u $3,8($17) # .. e1 :
[all …]
Dev6-clear_page.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-clear_page.S
17 addq $16,64,$2
18 addq $16,128,$3
20 addq $16,192,$17
21 wh64 ($16)
25 1: wh64 ($17)
26 stq $31,0($16)
30 stq $31,8($16)
31 stq $31,16($16)
[all …]
/linux-5.10/drivers/pinctrl/stm32/
Dpinctrl-stm32f429.c1 // SPDX-License-Identifier: GPL-2.0
11 #include "pinctrl-stm32.h"
23 STM32_FUNCTION(16, "EVENTOUT"),
24 STM32_FUNCTION(17, "ANALOG")
34 STM32_FUNCTION(16, "EVENTOUT"),
35 STM32_FUNCTION(17, "ANALOG")
45 STM32_FUNCTION(16, "EVENTOUT"),
46 STM32_FUNCTION(17, "ANALOG")
58 STM32_FUNCTION(16, "EVENTOUT"),
59 STM32_FUNCTION(17, "ANALOG")
[all …]
Dpinctrl-stm32f746.c1 // SPDX-License-Identifier: GPL-2.0
11 #include "pinctrl-stm32.h"
24 STM32_FUNCTION(16, "EVENTOUT"),
25 STM32_FUNCTION(17, "ANALOG")
38 STM32_FUNCTION(16, "EVENTOUT"),
39 STM32_FUNCTION(17, "ANALOG")
51 STM32_FUNCTION(16, "EVENTOUT"),
52 STM32_FUNCTION(17, "ANALOG")
64 STM32_FUNCTION(16, "EVENTOUT"),
65 STM32_FUNCTION(17, "ANALOG")
[all …]
Dpinctrl-stm32f469.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "pinctrl-stm32.h"
22 STM32_FUNCTION(16, "EVENTOUT"),
23 STM32_FUNCTION(17, "ANALOG")
35 STM32_FUNCTION(16, "EVENTOUT"),
36 STM32_FUNCTION(17, "ANALOG")
47 STM32_FUNCTION(16, "EVENTOUT"),
48 STM32_FUNCTION(17, "ANALOG")
61 STM32_FUNCTION(16, "EVENTOUT"),
62 STM32_FUNCTION(17, "ANALOG")
[all …]
Dpinctrl-stm32f769.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "pinctrl-stm32.h"
23 STM32_FUNCTION(16, "EVENTOUT"),
24 STM32_FUNCTION(17, "ANALOG")
37 STM32_FUNCTION(16, "EVENTOUT"),
38 STM32_FUNCTION(17, "ANALOG")
51 STM32_FUNCTION(16, "EVENTOUT"),
52 STM32_FUNCTION(17, "ANALOG")
65 STM32_FUNCTION(16, "EVENTOUT"),
66 STM32_FUNCTION(17, "ANALOG")
[all …]
Dpinctrl-stm32h743.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "pinctrl-stm32.h"
25 STM32_FUNCTION(16, "EVENTOUT"),
26 STM32_FUNCTION(17, "ANALOG")
41 STM32_FUNCTION(16, "EVENTOUT"),
42 STM32_FUNCTION(17, "ANALOG")
56 STM32_FUNCTION(16, "EVENTOUT"),
57 STM32_FUNCTION(17, "ANALOG")
71 STM32_FUNCTION(16, "EVENTOUT"),
72 STM32_FUNCTION(17, "ANALOG")
[all …]
Dpinctrl-stm32mp157.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
10 #include "pinctrl-stm32.h"
26 STM32_FUNCTION(16, "EVENTOUT"),
27 STM32_FUNCTION(17, "ANALOG")
44 STM32_FUNCTION(16, "EVENTOUT"),
45 STM32_FUNCTION(17, "ANALOG")
61 STM32_FUNCTION(16, "EVENTOUT"),
62 STM32_FUNCTION(17, "ANALOG")
76 STM32_FUNCTION(16, "EVENTOUT"),
[all …]
/linux-5.10/arch/alpha/include/asm/
Dxor.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * include/asm-alpha/xor.h
5 * Optimized RAID-5 checksumming functions for alpha EV5 and EV6
33 srl $16, 6, $16 \n\
36 ldq $0,0($17) \n\
38 ldq $2,8($17) \n\
41 ldq $4,16($17) \n\
42 ldq $5,16($18) \n\
43 ldq $6,24($17) \n\
46 ldq $19,32($17) \n\
[all …]
/linux-5.10/arch/arm64/crypto/
Dsha512-ce-core.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * sha512-ce-core.S - core SHA-384/SHA-512 transform using v8 Crypto Extensions
15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
21 .inst 0xce608000 | .L\rd | (.L\rn << 5) | (.L\rm << 16)
25 .inst 0xce608400 | .L\rd | (.L\rn << 5) | (.L\rm << 16)
33 .inst 0xce608800 | .L\rd | (.L\rn << 5) | (.L\rm << 16)
37 * The SHA-512 round constants
85 ld1 {v\rc1\().2d}, [x4], #16
88 ext v6.16b, v\i2\().16b, v\i3\().16b, #8
89 ext v5.16b, v5.16b, v5.16b, #8
[all …]
Dsha2-ce-core.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * sha2-ce-core.S - core SHA-224/SHA-256 transform using v8 Crypto Extensions
12 .arch armv8-a+crypto
30 mov dg2v.16b, dg0v.16b
51 * The SHA-256 round constants
87 ld1 { v0.4s- v3.4s}, [x8], #64
88 ld1 { v4.4s- v7.4s}, [x8], #64
89 ld1 { v8.4s-v11.4s}, [x8], #64
90 ld1 {v12.4s-v15.4s}, [x8]
100 1: ld1 {v16.4s-v19.4s}, [x20], #64
[all …]
/linux-5.10/include/soc/mscc/
Docelot_hsio.h1 /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
96 #define HSIO_PLL5G_CFG0_SELCPI(x) (((x) << 16) & GENMASK(17, 16))
97 #define HSIO_PLL5G_CFG0_SELCPI_M GENMASK(17, 16)
98 #define HSIO_PLL5G_CFG0_SELCPI_X(x) (((x) & GENMASK(17, 16)) >> 16)
110 #define HSIO_PLL5G_CFG1_ROT_SPEED BIT(17)
111 #define HSIO_PLL5G_CFG1_ROT_DIR BIT(16)
131 #define HSIO_PLL5G_CFG2_AMPC_SEL(x) (((x) << 16) & GENMASK(23, 16))
132 #define HSIO_PLL5G_CFG2_AMPC_SEL_M GENMASK(23, 16)
133 #define HSIO_PLL5G_CFG2_AMPC_SEL_X(x) (((x) & GENMASK(23, 16)) >> 16)
156 #define HSIO_PLL5G_CFG3_ENA_TEST_OUT BIT(17)
[all …]
/linux-5.10/drivers/net/ethernet/marvell/octeontx2/af/
Drvu_reg.h1 /* SPDX-License-Identifier: GPL-2.0 */
53 #define RVU_PRIV_PFX_CFG(a) (0x8000100 | (a) << 16)
54 #define RVU_PRIV_PFX_MSIX_CFG(a) (0x8000110 | (a) << 16)
55 #define RVU_PRIV_PFX_ID_CFG(a) (0x8000120 | (a) << 16)
56 #define RVU_PRIV_PFX_INT_CFG(a) (0x8000200 | (a) << 16)
64 #define RVU_PRIV_HWVFX_INT_CFG(a) (0x8001280 | (a) << 16)
236 #define NIX_AF_RX_LINKX_CFG(a) (0x0540 | (a) << 16)
248 #define NIX_AF_SMQX_CFG(a) (0x700 | (a) << 16)
254 #define NIX_AF_TX_LINKX_NORM_CREDIT(a) (0xA00 | (a) << 16)
255 #define NIX_AF_TX_LINKX_EXPR_CREDIT(a) (0xA10 | (a) << 16)
[all …]
/linux-5.10/drivers/media/platform/coda/
Dcoda-mpeg2.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Coda multi-standard codec IP - MPEG-2 helper functions
26 return -EINVAL; in coda_mpeg2_profile()
42 return -EINVAL; in coda_mpeg2_level()
47 * Check if the buffer starts with the MPEG-2 sequence header (with or without
52 * 15 15 15 15 15 16 16 16 16 16 16 16 17 17 17 17
53 * 17 17 17 17 18 18 18 19 18 18 18 19 1a 1a 1a 1a
/linux-5.10/lib/zlib_inflate/
Dinffixed.h1 /* inffixed.h -- table for decoding fixed codes
11 {96,7,0},{0,8,80},{0,8,16},{20,8,115},{18,7,31},{0,8,112},{0,8,48},
12 {0,9,192},{16,7,10},{0,8,96},{0,8,32},{0,9,160},{0,8,0},{0,8,128},
13 {0,8,64},{0,9,224},{16,7,6},{0,8,88},{0,8,24},{0,9,144},{19,7,59},
14 {0,8,120},{0,8,56},{0,9,208},{17,7,17},{0,8,104},{0,8,40},{0,9,176},
15 {0,8,8},{0,8,136},{0,8,72},{0,9,240},{16,7,4},{0,8,84},{0,8,20},
16 {21,8,227},{19,7,43},{0,8,116},{0,8,52},{0,9,200},{17,7,13},{0,8,100},
17 {0,8,36},{0,9,168},{0,8,4},{0,8,132},{0,8,68},{0,9,232},{16,7,8},
20 {0,9,248},{16,7,3},{0,8,82},{0,8,18},{21,8,163},{19,7,35},{0,8,114},
21 {0,8,50},{0,9,196},{17,7,11},{0,8,98},{0,8,34},{0,9,164},{0,8,2},
[all …]

12345678910>>...46