Home
last modified time | relevance | path

Searched +full:- +full:m (Results 1 – 25 of 1024) sorted by relevance

12345678910>>...41

/qemu/hw/i386/
H A Dpc_q35.c4 * Copyright (c) 2003-2004 Fabrice Bellard
34 #include "hw/char/parallel-isa.h"
41 #include "hw/pci-host/q35.h"
43 #include "hw/qdev-properties.h"
48 #include "hw/virtio/virtio-iommu.h"
51 #include "hw/ide/ahci-pci.h"
55 #include "hw/usb/hcd-uhci.h"
57 #include "qemu/error-report.h"
59 #include "hw/hyperv/vmbus-bridge.h"
61 #include "hw/uefi/var-service-api.h"
[all …]
H A Dpc_piix.c4 * Copyright (c) 2003-2004 Fabrice Bellard
29 #include "hw/char/parallel-isa.h"
35 #include "hw/pci-host/i440fx.h"
53 #include "qemu/error-report.h"
60 #include "hw/xen/xen-x86.h"
66 #include "hw/hyperv/vmbus-bridge.h"
68 #include "hw/uefi/var-service-api.h"
69 #include "hw/i386/acpi-build.h"
87 slot_addend = PCI_SLOT(pci_dev->devfn) - 1; in pc_pci_slot_get_pirq()
126 * - Traditional split is 3.5G (lowmem = 0xe0000000). This is the in pc_init1()
[all …]
/qemu/tests/qemu-iotests/
H A D0644 # Test VHDX read/write from a sample image created with Hyper-V
44 _use_sample_img iotest-dynamic-1G.vhdx.bz2
47 echo "=== Verify pattern 0xa5, 0 - 33MB ==="
48 $QEMU_IO -r -c "read -pP 0xa5 0 33M" "$TEST_IMG" | _filter_qemu_io
51 echo "=== Verify pattern 0x96, 33M - 66M ==="
52 $QEMU_IO -r -c "read -pP 0x96 33M 33M" "$TEST_IMG" | _filter_qemu_io
55 echo "=== Verify pattern 0x00, 66M - 1024M ==="
56 $QEMU_IO -r -c "read -pP 0x00 66M 62M" \
57 -c "read -pP 0x00 128M 128M" \
58 -c "read -pP 0x00 256M 128M" \
[all …]
H A D17933 rm -f "$TEST_DIR/blkdebug.conf"
52 TEST_IMG="$TEST_IMG.base" _make_test_img 64M
53 _make_test_img -b "$TEST_IMG.base" -F $IMGFMT
55 # Offsets chosen at or near 2M boundaries so test works at all cluster sizes
56 # 8k and larger (smaller clusters fail due to non-contiguous allocations)
60 $QEMU_IO -c "write -z -u 2M 2M" "$TEST_IMG.base" | _filter_qemu_io
61 $QEMU_IO -c "write -z 6M 2M" "$TEST_IMG.base" | _filter_qemu_io
62 $QEMU_IO -c "map" "$TEST_IMG.base" | _filter_qemu_io
63 $QEMU_IMG map --output=json "$TEST_IMG.base" | _filter_qemu_img_map
67 $QEMU_IO -c "write -z -u 10485761 2097150" "$TEST_IMG.base" | _filter_qemu_io
[all …]
H A D24455 _make_test_img -o "data_file=$TEST_IMG.data" 64M
58 $QEMU_IO -c "open $TEST_IMG" -c "read -P 0 0 64k" 2>&1 | _filter_qemu_io | _filter_testdir
59 $QEMU_IO -c "open -odata-file.filename=$TEST_IMG.data $TEST_IMG" -c "read -P 0 0 64k" 2>&1 | _filte…
60 $QEMU_IO -c "open -odata-file.filename=inexistent $TEST_IMG" -c "read -P 0 0 64k" 2>&1 | _filter_qe…
64 $QEMU_IMG amend -odata_file= $TEST_IMG
66 $QEMU_IO -c "open $TEST_IMG" -c "read -P 0 0 64k" 2>&1 | _filter_qemu_io | _filter_testdir
67 $QEMU_IO -c "open -odata-file.filename=$TEST_IMG.data $TEST_IMG" -c "read -P 0 0 64k" 2>&1 | _filte…
68 $QEMU_IO -c "open -odata-file.filename=inexistent $TEST_IMG" -c "read -P 0 0 64k" 2>&1 | _filter_qe…
71 echo "Setting data-file for an image with internal data:"
72 _make_test_img 64M
[all …]
H A D1224 # Test some qemu-img convert cases
48 TEST_IMG="$TEST_IMG".base _make_test_img 64M
49 $QEMU_IO -c "write -P 0x11 0 64M" "$TEST_IMG".base 2>&1 | _filter_qemu_io | _filter_testdir
53 echo "=== Check allocation status regression with -B ==="
56 _make_test_img -b "$TEST_IMG".base -F $IMGFMT
57 $QEMU_IO -c "write -P 0x22 0 3M" "$TEST_IMG" 2>&1 | _filter_qemu_io | _filter_testdir
58 $QEMU_IMG convert -O $IMGFMT -B "$TEST_IMG".base \
59 -o backing_fmt=$IMGFMT "$TEST_IMG" "$TEST_IMG".orig
67 _make_test_img -b "$TEST_IMG".base -F $IMGFMT
69 $QEMU_IO -c "write -P 0 0 3M" "$TEST_IMG" 2>&1 | _filter_qemu_io | _filter_testdir
[all …]
H A D149.out1 # ================= dm-crypt aes-256-xts-plain64-sha1 =================
3 truncate TEST_DIR/luks-aes-256-xts-plain64-sha1.img --size 4194304MB
5 …-q -v luksFormat --type luks1 --cipher aes-xts-plain64 --key-size 512 --hash sha1 --key-slot 0 --k…
7 sudo cryptsetup -q -v luksOpen TEST_DIR/luks-aes-256-xts-plain64-sha1.img qiotest-145-aes-256-xts-p…
9 sudo chown UID:GID /dev/mapper/qiotest-145-aes-256-xts-plain64-sha1
10 qemu-io -c write -P 0xa7 100M 10M --image-opts driver=host_device,filename=/dev/mapper/qiotest-145-…
15 sudo chown UID:GID /dev/mapper/qiotest-145-aes-256-xts-plain64-sha1
16 qemu-io -c write -P 0x13 3145728M 10M --image-opts driver=host_device,filename=/dev/mapper/qiotest-…
21 sudo cryptsetup -q -v luksClose qiotest-145-aes-256-xts-plain64-sha1
23 …-io -c read -P 0xa7 100M 10M --object secret,id=sec0,data=MTIzNDU2,format=base64 --image-opts driv…
[all …]
H A D2046 # Copyright (C) 2016-2018 Red Hat, Inc.
46 CLUSTER_SIZE=1M
47 size=128M
55 $QEMU_IO -c "write -P 11 0 $size" "$TEST_IMG.base" | _filter_qemu_io
56 _make_test_img -b "$TEST_IMG.base" -F $IMGFMT
57 $QEMU_IO -c "write -P 22 0 110M" "$TEST_IMG" | _filter_qemu_io
59 # Limited to 64k max-transfer
61 echo "== constrained alignment and max-transfer =="
62 limits=align=4k,max-transfer=64k
63 $QEMU_IO -c "open -o $options,$limits blkdebug::$TEST_IMG" \
[all …]
H A D1776 # Copyright (C) 2016-2018 Red Hat, Inc.
46 CLUSTER_SIZE=1M
47 size=128M
54 $QEMU_IO -c "write -P 11 0 $size" "$TEST_IMG.base" | _filter_qemu_io
55 _make_test_img -b "$TEST_IMG.base" -F $IMGFMT
56 $QEMU_IO -c "write -P 22 0 $size" "$TEST_IMG" | _filter_qemu_io
58 # Limited to 64k max-transfer
60 echo "== constrained alignment and max-transfer =="
61 limits=align=4k,max-transfer=64k
62 $QEMU_IO -c "open -o $options,$limits blkdebug::$TEST_IMG" \
[all …]
H A D3104 # Copy-on-read tests using a COR filter with a bottom node
31 log('=== Copy-on-read across nodes ===')
43 log('--- Setting up images ---')
46 qemu_img('create', '-f', iotests.imgfmt, base_img_path, '64M')
47 qemu_io(base_img_path, '-c', 'write -P 1 0M 1M')
48 qemu_io(base_img_path, '-c', 'write -P 1 3M 1M')
49 qemu_img('create', '-f', iotests.imgfmt, '-b', base_img_path,
50 '-F', iotests.imgfmt, mid_img_path)
51 qemu_io(mid_img_path, '-c', 'write -P 3 2M 1M')
52 qemu_io(mid_img_path, '-c', 'write -P 3 4M 1M')
[all …]
H A D0494 # Check qemu-img option parsing
45 sed -e "s#$IMGPROTO:$TEST_DIR#TEST_DIR#g" \
46 -e "s#$TEST_DIR#TEST_DIR#g"
51 echo qemu-img "$@" | filter_test_dir
58 sizes="1024 1024b 1k 1K 1M 1G 1T "
59 sizes+="1024.0 1024.0b 1.5k 1.5K 1.5M 1.5G 1.5T"
64 test_qemu_img create -f $IMGFMT "$TEST_IMG" $s
67 echo "== 2. Specifying size via -o =="
70 test_qemu_img create -f $IMGFMT -o size=$s "$TEST_IMG"
75 sizes="-1024 -1k 1kilobyte foobar"
[all …]
H A D22051 _make_test_img -o 'cluster_size=2M,refcount_bits=1' 513T
54 # We want an image with 256M refcounts * 2M clusters = 512T referenced.
55 # Each 2M cluster holds 16M refcounts; the refcount table initially uses
56 # 1 refblock, so we need to add 15 more. The refcount table lives at 2M,
57 # first refblock at 4M, L2 at 6M, so our remaining additions start at 8M.
62 truncate --size=38m "$TEST_IMG"
64 $QEMU_IO_PROG -f raw -c "w -P 0xff 4m 2m" "$TEST_IMG" | _filter_qemu_io
68 $QEMU_IO_PROG -f raw -c "w -P 0xff $offs 2m" "$TEST_IMG" | _filter_qemu_io
72 # FIXME: 'qemu-img check' doesn't diagnose refcounts beyond the end of
75 stat -c 'image size %s' "$TEST_IMG"
[all …]
H A D06141 # This tests qcow2-specific low-level functionality
60 _make_test_img -o "compat=1.1,lazy_refcounts=on" 64M
61 $QEMU_IO -c "write -z 0 128k" "$TEST_IMG" | _filter_qemu_io
63 $QEMU_IMG amend -o "compat=0.10" "$TEST_IMG"
65 $QEMU_IO -c "read -P 0 0 128k" "$TEST_IMG" | _filter_qemu_io
71 _make_test_img -o "compat=1.1,lazy_refcounts=on" 64M
72 $QEMU_IO -c "write -z 0 128k" "$TEST_IMG" | _filter_qemu_io
73 $QEMU_IO -c "write -z 32M 128k" "$TEST_IMG" | _filter_qemu_io
74 $QEMU_IO -c map "$TEST_IMG" | _filter_qemu_io
76 $QEMU_IMG amend -o "compat=0.10" --image-opts \
[all …]
H A D049.out6 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1024
9 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1024b
12 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1k
15 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1K
18 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1M
21 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1G
24 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1T
27 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1024.0
30 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1024.0b
33 qemu-img create -f qcow2 TEST_DIR/t.qcow2 1.5k
[all …]
/qemu/hw/timer/
H A Dcmsdk-apb-dualtimer.c2 * ARM CMSDK APB dual-timer emulation
13 * This is a model of the "APB dual-input timer" which is part of the Cortex-M
14 * System Design Kit (CMSDK) and documented in the Cortex-M System
16 * https://developer.arm.com/products/system-design/system-design-kits/cortex-m-system-design-kit
26 #include "hw/qdev-properties.h"
28 #include "hw/qdev-clock.h"
29 #include "hw/timer/cmsdk-apb-dualtimer.h"
83 static bool cmsdk_dualtimermod_intstatus(CMSDKAPBDualTimerModule *m) in cmsdk_dualtimermod_intstatus() argument
86 return m->intstatus && (m->control & R_CONTROL_INTEN_MASK); in cmsdk_dualtimermod_intstatus()
93 if (s->timeritcr) { in cmsdk_apb_dualtimer_update()
[all …]
/qemu/tests/tcg/i386/
H A Dtest-i386-sse-exceptions.c15 volatile float f_ninf = -__builtin_inff();
19 volatile float f_nzero = -0.0f;
21 volatile float f_true_min = 0x1p-149f;
23 volatile float f_nmax = -FLT_MAX;
30 volatile double d_ninf = -__builtin_inf();
34 volatile double d_nzero = -0.0;
36 volatile double d_true_min = 0x1p-1074;
38 volatile double d_nmax = -DBL_MAX;
58 __asm__ volatile ("ldmxcsr %0" : : "m" (mxcsr_default)); in main()
60 __asm__ volatile ("stmxcsr %0" : "=m" (mxcsr)); in main()
[all …]
H A Dtest-i386-fldcst.c1 /* Test instructions loading floating-point constants. */
14 __asm__ volatile ("fnstcw %0" : "=m" (cw)); in main()
16 __asm__ volatile ("fldcw %0" : : "m" (cw)); in main()
23 __asm__ volatile ("fnstcw %0" : "=m" (cw)); in main()
25 __asm__ volatile ("fldcw %0" : : "m" (cw)); in main()
32 __asm__ volatile ("fnstcw %0" : "=m" (cw)); in main()
34 __asm__ volatile ("fldcw %0" : : "m" (cw)); in main()
41 __asm__ volatile ("fnstcw %0" : "=m" (cw)); in main()
43 __asm__ volatile ("fldcw %0" : : "m" (cw)); in main()
51 __asm__ volatile ("fnstcw %0" : "=m" (cw)); in main()
[all …]
/qemu/
H A DMAINTAINERS10 consult qemu-devel and not any specific individual privately.
14 M: Mail patches to: FullName <address@domain>
23 W: Web-page with status/info
59 ------------------------------
60 M: Peter Maydell <peter.maydell@linaro.org>
63 L: qemu-devel@nongnu.org
72 R: Philippe Mathieu-Daudé <philmd@linaro.org>
75 F: docs/devel/build-environment.rst
76 F: docs/devel/code-of-conduct.rst
78 F: docs/devel/conflict-resolution.rst
[all …]
/qemu/crypto/
H A Dclmul.c2 * Carry-less multiply operations.
3 * SPDX-License-Identifier: GPL-2.0-or-later
11 uint64_t clmul_8x8_low(uint64_t n, uint64_t m) in clmul_8x8_low() argument
17 r ^= m & mask; in clmul_8x8_low()
18 m = (m << 1) & 0xfefefefefefefefeull; in clmul_8x8_low()
24 static uint64_t clmul_8x4_even_int(uint64_t n, uint64_t m) in clmul_8x4_even_int() argument
30 r ^= m & mask; in clmul_8x4_even_int()
32 m <<= 1; in clmul_8x4_even_int()
37 uint64_t clmul_8x4_even(uint64_t n, uint64_t m) in clmul_8x4_even() argument
40 m &= 0x00ff00ff00ff00ffull; in clmul_8x4_even()
[all …]
/qemu/hw/m68k/
H A Dq800.c26 #include "qemu/guest-random.h"
31 #include "hw/or-irq.h"
38 #include "standard-headers/asm-m68k/bootinfo.h"
39 #include "standard-headers/asm-m68k/bootinfo-mac.h"
42 #include "hw/m68k/q800-glue.h"
48 #include "hw/nubus/mac-nubus-bridge.h"
54 #include "qemu/error-report.h"
67 #define IO_SLICE_MASK (IO_SLICE - 1)
96 * Slot 0x9 is reserved for use by the in-built framebuffer whilst only
112 cpu->env.aregs[7] = ldl_phys(cs->as, 0); in main_cpu_reset()
[all …]
/qemu/chardev/
H A Dmsmouse.c29 #include "chardev/char-serial.h"
38 /* Serial PnP for 6 bit devices/mice sends all ASCII chars - 0x20 */
39 #define M(c) (c - 0x20) macro
44 const uint8_t mouse_id[] = {'M', '3'};
51 const uint8_t pnp_data[] = {M('('), 1, '$', M('Q'), M('M'), M('U'),
52 M('0'), M('0'), M('0'), M('1'),
53 M('\\'), M('\\'),
54 M('M'), M('O'), M('U'), M('S'), M('E'),
55 M('\\'), M('\\')};
69 #define TYPE_CHARDEV_MSMOUSE "chardev-msmouse"
[all …]
/qemu/docs/devel/migration/
H A Dcompatibility.rst5 ---------------------------------
15 - QEMU version
16 - machine type version
20 - qemu-system-x86_64 (v5.2), from now on qemu-5.2.
21 - qemu-system-x86_64 (v5.1), from now on qemu-5.1.
26 - pc-q35-5.2 (newer one in qemu-5.2) from now on pc-5.2
27 - pc-q35-5.1 (newer one in qemu-5.1) from now on pc-5.1
40 1 - qemu-5.2 -M pc-5.2 -> migrates to -> qemu-5.2 -M pc-5.2
45 2 - qemu-5.1 -M pc-5.1 -> migrates to -> qemu-5.1 -M pc-5.1
54 we have the same QEMU version in both sides (qemu-5.2) but we are using
[all …]
/qemu/hw/display/
H A Dvhost-user-gpu.c2 * vhost-user GPU Device
7 * Marc-André Lureau <marcandre.lureau@redhat.com>
10 * See the COPYING file in the top-level directory.
14 #include "qemu/error-report.h"
16 #include "hw/qdev-properties.h"
17 #include "hw/virtio/virtio-gpu.h"
18 #include "chardev/char-fe.h"
21 #include "standard-headers/drm/drm_fourcc.h"
111 static VhostUserGpuMsg m __attribute__ ((unused)); variable
113 (sizeof(m.request) + sizeof(m.size) + sizeof(m.flags))
[all …]
/qemu/include/qemu/
H A Dthread.h17 * QemuEvent is an implementation of Win32 manual-reset event object.
19 * https://learn.microsoft.com/en-us/windows/win32/sync/using-event-objects
33 #include "qemu/thread-win32.h"
35 #include "qemu/thread-posix.h"
59 typedef void (*QemuMutexLockFunc)(QemuMutex *m, const char *f, int l);
60 typedef int (*QemuMutexTrylockFunc)(QemuMutex *m, const char *f, int l);
61 typedef void (*QemuRecMutexLockFunc)(QemuRecMutex *m, const char *f, int l);
62 typedef int (*QemuRecMutexTrylockFunc)(QemuRecMutex *m, const char *f, int l);
63 typedef void (*QemuCondWaitFunc)(QemuCond *c, QemuMutex *m, const char *f,
65 typedef bool (*QemuCondTimedWaitFunc)(QemuCond *c, QemuMutex *m, int ms,
[all …]
/qemu/target/arm/tcg/
H A Dmve_helper.c2 * M-profile MVE Operations
24 #include "exec/helper-proto.h"
25 #include "accel/tcg/cpu-ldst.h"
39 if ((env->condexec_bits & 0xf) != 0) { in mve_eci_mask()
43 eci = env->condexec_bits >> 4; in mve_eci_mask()
66 * (3) low-overhead-branch tail predication will mask out part in mve_element_mask()
70 * We combine all these into a 16-bit result with the same semantics in mve_element_mask()
72 * 8-bit vector ops will look at all bits of the result; in mve_element_mask()
73 * 16-bit ops will look at bits 0, 2, 4, ...; in mve_element_mask()
74 * 32-bit ops will look at bits 0, 4, 8 and 12. in mve_element_mask()
[all …]

12345678910>>...41