Home
last modified time | relevance | path

Searched defs:irq (Results 1 – 25 of 475) sorted by relevance

12345678910>>...19

/qemu/hw/intc/
H A Dgic_internal.h29 #define GIC_DIST_SET_ENABLED(irq, cm) (s->irq_state[irq].enabled |= (cm)) argument
30 #define GIC_DIST_CLEAR_ENABLED(irq, cm) (s->irq_state[irq].enabled &= ~(cm)) argument
31 #define GIC_DIST_TEST_ENABLED(irq, cm) ((s->irq_state[irq].enabled & (cm)) != 0) argument
32 #define GIC_DIST_SET_PENDING(irq, cm) (s->irq_state[irq].pending |= (cm)) argument
33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) argument
34 #define GIC_DIST_SET_ACTIVE(irq, cm) (s->irq_state[irq].active |= (cm)) argument
35 #define GIC_DIST_CLEAR_ACTIVE(irq, cm) (s->irq_state[irq].active &= ~(cm)) argument
36 #define GIC_DIST_TEST_ACTIVE(irq, cm) ((s->irq_state[irq].active & (cm)) != 0) argument
37 #define GIC_DIST_SET_MODEL(irq) (s->irq_state[irq].model = true) argument
38 #define GIC_DIST_CLEAR_MODEL(irq) (s->irq_state[irq].model = false) argument
[all …]
H A Darm_gicv3_dist.c34 static uint32_t mask_nsacr_ge1(GICv3State *s, int irq) in mask_nsacr_ge1()
44 static uint32_t mask_nsacr_ge2(GICv3State *s, int irq) in mask_nsacr_ge2()
60 maskfn *maskfn, int irq) in mask_group_and_nsacr()
81 static int gicd_ns_access(GICv3State *s, int irq) in gicd_ns_access()
105 int irq = offset * 8; in gicd_write_bitmap_reg() local
129 int irq = offset * 8; in gicd_write_set_bitmap_reg() local
153 int irq = offset * 8; in gicd_write_clear_bitmap_reg() local
176 int irq = offset * 8; in gicd_read_bitmap_reg() local
196 static uint8_t gicd_read_ipriorityr(GICv3State *s, MemTxAttrs attrs, int irq) in gicd_read_ipriorityr()
221 static void gicd_write_ipriorityr(GICv3State *s, MemTxAttrs attrs, int irq, in gicd_write_ipriorityr()
[all …]
H A Darm_gic_kvm.c44 void kvm_arm_gic_set_irq(uint32_t num_irq, int irq, int level) in kvm_arm_gic_set_irq()
75 static void kvm_arm_gicv2_set_irq(void *opaque, int irq, int level) in kvm_arm_gicv2_set_irq()
120 static void translate_clear(GICState *s, int irq, int cpu, in translate_clear()
131 static void translate_group(GICState *s, int irq, int cpu, in translate_group()
145 static void translate_enabled(GICState *s, int irq, int cpu, in translate_enabled()
159 static void translate_pending(GICState *s, int irq, int cpu, in translate_pending()
174 static void translate_active(GICState *s, int irq, int cpu, in translate_active()
188 static void translate_trigger(GICState *s, int irq, int cpu, in translate_trigger()
200 static void translate_priority(GICState *s, int irq, int cpu, in translate_priority()
211 static void translate_targets(GICState *s, int irq, int cpu, in translate_targets()
[all …]
H A Darm_gicv3_redist.c31 static int gicr_ns_access(GICv3CPUState *cs, int irq) in gicr_ns_access()
99 static void update_for_one_lpi(GICv3CPUState *cs, int irq, in update_for_one_lpi()
184 int irq, bool level) in set_pending_table_bit()
201 int irq) in gicr_read_ipriorityr()
222 static void gicr_write_ipriorityr(GICv3CPUState *cs, MemTxAttrs attrs, int irq, in gicr_write_ipriorityr()
411 int i, irq = offset - GICR_IPRIORITYR; in gicr_readl() local
566 int i, irq = offset - GICR_IPRIORITYR; in gicr_writel() local
828 static void gicv3_redist_check_lpi_priority(GICv3CPUState *cs, int irq) in gicv3_redist_check_lpi_priority()
869 void gicv3_redist_lpi_pending(GICv3CPUState *cs, int irq, int level) in gicv3_redist_lpi_pending()
897 void gicv3_redist_process_lpi(GICv3CPUState *cs, int irq, int level) in gicv3_redist_process_lpi()
[all …]
H A Driscv_aplic.c193 uint32_t irq) in riscv_aplic_irq_rectified_val()
221 uint32_t i, irq, rectified_val, ret = 0; in riscv_aplic_read_input_word() local
236 uint32_t i, irq, ret = 0; in riscv_aplic_read_pending_word() local
251 uint32_t irq, bool pending) in riscv_aplic_set_pending_raw()
261 uint32_t irq, bool pending) in riscv_aplic_set_pending()
305 uint32_t i, irq; in riscv_aplic_set_pending_word() local
322 uint32_t i, irq, ret = 0; in riscv_aplic_read_enabled_word() local
337 uint32_t irq, bool enabled) in riscv_aplic_set_enabled_raw()
347 uint32_t irq, bool enabled) in riscv_aplic_set_enabled()
372 uint32_t i, irq; in riscv_aplic_set_enabled_word() local
[all …]
H A Dxics.c86 ICSIRQState *irq = ics->irqs + i; in ics_pic_print_info() local
203 uint32_t irq; in icp_eoi() local
404 ICSIRQState *irq = ics->irqs + srcno; in ics_resend_msi() local
417 ICSIRQState *irq = ics->irqs + srcno; in ics_resend_lsi() local
429 ICSIRQState *irq = ics->irqs + srcno; in ics_set_irq_msi() local
445 ICSIRQState *irq = ics->irqs + srcno; in ics_set_irq_lsi() local
474 ICSIRQState *irq = ics->irqs + srcno; in ics_write_xive_msi() local
493 ICSIRQState *irq = ics->irqs + srcno; in ics_write_xive() local
511 ICSIRQState *irq = ics->irqs + nr - ics->offset; in ics_reject() local
549 ICSIRQState *irq = ics->irqs + srcno; in ics_eoi() local
[all …]
H A Dsifive_plic.c65 static void sifive_plic_set_pending(SiFivePLICState *plic, int irq, bool level) in sifive_plic_set_pending()
70 static void sifive_plic_set_claimed(SiFivePLICState *plic, int irq, bool level) in sifive_plic_set_claimed()
101 int irq = (i << 5) + j; in sifive_plic_claimed() local
143 uint32_t irq = (addr - plic->priority_base) >> 2; in sifive_plic_read() local
191 uint32_t irq = (addr - plic->priority_base) >> 2; in sifive_plic_write() local
353 static void sifive_plic_irq_request(void *opaque, int irq, int level) in sifive_plic_irq_request()
H A Darm_gicv3_kvm.c83 static void kvm_arm_gicv3_set_irq(void *opaque, int irq, int level) in kvm_arm_gicv3_set_irq()
117 static inline void kvm_gic_line_level_access(GICv3State *s, int irq, int cpu, in kvm_gic_line_level_access()
137 int irq; in kvm_dist_get_priority() local
158 int irq; in kvm_dist_put_priority() local
180 int irq; in kvm_dist_get_edge_trigger() local
205 int irq; in kvm_dist_put_edge_trigger() local
231 int irq; in kvm_gic_get_line_level_bmp() local
242 int irq; in kvm_gic_put_line_level_bmp() local
254 int irq; in kvm_dist_getbmp() local
276 int irq; in kvm_dist_putbmp() local
H A Di8259.c106 int irq; in pic_update_irq() local
118 static void pic_set_irq(void *opaque, int irq, int level) in pic_set_irq()
157 static void pic_intack(PICCommonState *s, int irq) in pic_intack()
175 int irq, intno; in pic_read_irq() local
234 int priority, cmd, irq; in pic_ioport_write() local
H A Dloongarch_extioi.c37 static void extioi_update_irq(LoongArchExtIOICommonState *s, int irq, int level) in extioi_update_irq()
70 static void extioi_setirq(void *opaque, int irq, int level) in extioi_setirq()
128 int irq; in extioi_enable_irq() local
144 int irq, uint64_t val, bool notify) in extioi_update_sw_coremap()
210 int cpu, index, old_data, irq; in extioi_writew() local
H A Darmv7m_nvic.c107 int irq, nhand = 0; in nvic_rettobase() local
130 int irq; in nvic_isrpending() local
435 static void set_prio(NVICState *s, unsigned irq, bool secure, uint8_t prio) in set_prio()
456 static int get_prio(NVICState *s, unsigned irq, bool secure) in get_prio()
505 static void armv7m_nvic_clear_pending(NVICState *s, int irq, bool secure) in armv7m_nvic_clear_pending()
524 static void do_armv7m_nvic_set_pending(void *opaque, int irq, bool secure, in do_armv7m_nvic_set_pending()
664 void armv7m_nvic_set_pending(NVICState *s, int irq, bool secure) in armv7m_nvic_set_pending()
669 void armv7m_nvic_set_pending_derived(NVICState *s, int irq, bool secure) in armv7m_nvic_set_pending_derived()
674 void armv7m_nvic_set_pending_lazyfp(NVICState *s, int irq, bool secure) in armv7m_nvic_set_pending_lazyfp()
826 int armv7m_nvic_complete_irq(NVICState *s, int irq, bool secure) in armv7m_nvic_complete_irq()
[all …]
H A Darm_gicv3.c24 static bool irqbetter(GICv3CPUState *cs, int irq, uint8_t prio, bool nmi) in irqbetter()
55 static uint32_t gicd_int_pending(GICv3State *s, int irq) in gicd_int_pending()
141 static bool gicv3_get_priority(GICv3CPUState *cs, bool is_redist, int irq, in gicv3_get_priority()
373 static void gicv3_set_irq(void *opaque, int irq, int level) in gicv3_set_irq()
H A Dimx_avic.c52 static inline int imx_avic_prio(IMXAVICState *s, int irq) in imx_avic_prio()
90 static void imx_avic_set_irq(void *opaque, int irq, int level) in imx_avic_set_irq()
159 int irq = -1; in imx_avic_read() local
/qemu/hw/core/
H A Dirq.c29 void qemu_set_irq(qemu_irq irq, int level) in qemu_set_irq()
37 static void init_irq_fields(IRQState *irq, qemu_irq_handler handler, in init_irq_fields()
45 void qemu_init_irq(IRQState *irq, qemu_irq_handler handler, void *opaque, in qemu_init_irq()
52 void qemu_init_irqs(IRQState irq[], size_t count, in qemu_init_irqs()
83 IRQState *irq = IRQ(object_new(TYPE_IRQ)); in qemu_allocate_irq() local
97 void qemu_free_irq(qemu_irq irq) in qemu_free_irq()
104 IRQState *irq = opaque; in qemu_notirq() local
109 qemu_irq qemu_irq_invert(qemu_irq irq) in qemu_irq_invert()
/qemu/include/hw/
H A Dirq.h21 static inline void qemu_irq_raise(qemu_irq irq) in qemu_irq_raise()
26 static inline void qemu_irq_lower(qemu_irq irq) in qemu_irq_lower()
31 static inline void qemu_irq_pulse(qemu_irq irq) in qemu_irq_pulse()
95 static inline bool qemu_irq_is_connected(qemu_irq irq) in qemu_irq_is_connected()
/qemu/hw/arm/
H A Dfsl-imx25.c108 unsigned int irq; in fsl_imx25_realize() member
132 unsigned int irq; in fsl_imx25_realize() member
155 unsigned int irq; in fsl_imx25_realize() member
194 unsigned int irq; in fsl_imx25_realize() member
214 unsigned int irq; in fsl_imx25_realize() member
236 unsigned int irq; in fsl_imx25_realize() member
259 unsigned int irq; in fsl_imx25_realize() member
H A Dfsl-imx8mp.c330 qemu_irq irq; in fsl_imx8mp_realize() local
380 unsigned int irq; in fsl_imx8mp_realize() member
437 int irq = i - FSL_IMX8MP_NUM_GPTS + 2; in fsl_imx8mp_realize() local
448 unsigned int irq; in fsl_imx8mp_realize() member
520 unsigned int irq; in fsl_imx8mp_realize() member
540 unsigned int irq; in fsl_imx8mp_realize() member
561 unsigned int irq; in fsl_imx8mp_realize() member
603 unsigned int irq; in fsl_imx8mp_realize() member
H A Dfsl-imx6.c118 qemu_irq irq; in fsl_imx6_realize() local
183 unsigned int irq; in fsl_imx6_realize() member
217 unsigned int irq; in fsl_imx6_realize() member
238 unsigned int irq; in fsl_imx6_realize() member
317 unsigned int irq; in fsl_imx6_realize() member
363 unsigned int irq; in fsl_imx6_realize() member
H A Dfsl-imx31.c90 unsigned int irq; in fsl_imx31_realize() member
122 unsigned int irq; in fsl_imx31_realize() member
144 unsigned int irq; in fsl_imx31_realize() member
167 unsigned int irq; in fsl_imx31_realize() member
H A Daspeed_ast10x0.c255 qemu_irq irq = qdev_get_gpio_in(DEVICE(&a->armv7m), in aspeed_soc_ast1030_realize() local
267 qemu_irq irq = qdev_get_gpio_in(DEVICE(&a->armv7m), in aspeed_soc_ast1030_realize() local
325 qemu_irq irq = aspeed_soc_get_irq(s, ASPEED_DEV_TIMER1 + i); in aspeed_soc_ast1030_realize() local
/qemu/hw/i386/
H A Dmicrovm-dt.c49 const char *nodename, uint32_t irq) in dt_add_microvm_irq()
77 uint32_t irq = mms->virtio_irq_base + index; in dt_add_virtio() local
91 uint32_t irq = MICROVM_XHCI_IRQ; in dt_add_xhci() local
191 uint32_t irq = object_property_get_int(OBJECT(dev), "irq", &error_fatal); in dt_add_isa_serial() local
212 uint32_t irq = object_property_get_uint(OBJECT(dev), "irq", &error_fatal); in dt_add_isa_rtc() local
/qemu/hw/xtensa/
H A Dpic_cpu.c67 static void xtensa_set_irq(void *opaque, int irq, int active) in xtensa_set_irq()
95 static void xtensa_set_runstall(void *opaque, int irq, int active) in xtensa_set_runstall()
117 unsigned irq = env->config->extint[i]; in xtensa_irq_init() local
/qemu/hw/mips/
H A Dmips_int.c29 static void cpu_mips_irq_request(void *opaque, int irq, int level) in cpu_mips_irq_request()
71 void cpu_mips_soft_irq(CPUMIPSState *env, int irq, int level) in cpu_mips_soft_irq()
/qemu/target/microblaze/
H A Dcpu.c153 static void mb_cpu_ns_axi_dp(void *opaque, int irq, int level) in mb_cpu_ns_axi_dp()
161 static void mb_cpu_ns_axi_ip(void *opaque, int irq, int level) in mb_cpu_ns_axi_ip()
169 static void mb_cpu_ns_axi_dc(void *opaque, int irq, int level) in mb_cpu_ns_axi_dc()
177 static void mb_cpu_ns_axi_ic(void *opaque, int irq, int level) in mb_cpu_ns_axi_ic()
185 static void microblaze_cpu_set_irq(void *opaque, int irq, int level) in microblaze_cpu_set_irq()
/qemu/hw/ppc/
H A Dspapr_irq.c48 int irq; in spapr_irq_msi_alloc() local
70 void spapr_irq_msi_free(SpaprMachineState *spapr, int irq, uint32_t num) in spapr_irq_msi_free()
259 static void spapr_set_irq(void *opaque, int irq, int level) in spapr_set_irq()
372 int spapr_irq_claim(SpaprMachineState *spapr, int irq, bool lsi, Error **errp) in spapr_irq_claim()
396 void spapr_irq_free(SpaprMachineState *spapr, int irq, int num) in spapr_irq_free()
418 qemu_irq spapr_qirq(SpaprMachineState *spapr, int irq) in spapr_qirq()

12345678910>>...19