1 /* 2 * SH4 emulation 3 * 4 * Copyright (c) 2005 Samuel Tardieu 5 * 6 * This library is free software; you can redistribute it and/or 7 * modify it under the terms of the GNU Lesser General Public 8 * License as published by the Free Software Foundation; either 9 * version 2.1 of the License, or (at your option) any later version. 10 * 11 * This library is distributed in the hope that it will be useful, 12 * but WITHOUT ANY WARRANTY; without even the implied warranty of 13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU 14 * Lesser General Public License for more details. 15 * 16 * You should have received a copy of the GNU Lesser General Public 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>. 18 */ 19 20 #ifndef SH4_CPU_H 21 #define SH4_CPU_H 22 23 #include "cpu-qom.h" 24 #include "exec/cpu-defs.h" 25 #include "exec/cpu-interrupt.h" 26 #include "qemu/cpu-float.h" 27 28 /* CPU Subtypes */ 29 #define SH_CPU_SH7750 (1 << 0) 30 #define SH_CPU_SH7750S (1 << 1) 31 #define SH_CPU_SH7750R (1 << 2) 32 #define SH_CPU_SH7751 (1 << 3) 33 #define SH_CPU_SH7751R (1 << 4) 34 #define SH_CPU_SH7785 (1 << 5) 35 #define SH_CPU_SH7750_ALL (SH_CPU_SH7750 | SH_CPU_SH7750S | SH_CPU_SH7750R) 36 #define SH_CPU_SH7751_ALL (SH_CPU_SH7751 | SH_CPU_SH7751R) 37 38 #define SR_MD 30 39 #define SR_RB 29 40 #define SR_BL 28 41 #define SR_FD 15 42 #define SR_M 9 43 #define SR_Q 8 44 #define SR_I3 7 45 #define SR_I2 6 46 #define SR_I1 5 47 #define SR_I0 4 48 #define SR_S 1 49 #define SR_T 0 50 51 #define FPSCR_MASK (0x003fffff) 52 #define FPSCR_FR (1 << 21) 53 #define FPSCR_SZ (1 << 20) 54 #define FPSCR_PR (1 << 19) 55 #define FPSCR_DN (1 << 18) 56 #define FPSCR_CAUSE_MASK (0x3f << 12) 57 #define FPSCR_CAUSE_SHIFT (12) 58 #define FPSCR_CAUSE_E (1 << 17) 59 #define FPSCR_CAUSE_V (1 << 16) 60 #define FPSCR_CAUSE_Z (1 << 15) 61 #define FPSCR_CAUSE_O (1 << 14) 62 #define FPSCR_CAUSE_U (1 << 13) 63 #define FPSCR_CAUSE_I (1 << 12) 64 #define FPSCR_ENABLE_MASK (0x1f << 7) 65 #define FPSCR_ENABLE_SHIFT (7) 66 #define FPSCR_ENABLE_V (1 << 11) 67 #define FPSCR_ENABLE_Z (1 << 10) 68 #define FPSCR_ENABLE_O (1 << 9) 69 #define FPSCR_ENABLE_U (1 << 8) 70 #define FPSCR_ENABLE_I (1 << 7) 71 #define FPSCR_FLAG_MASK (0x1f << 2) 72 #define FPSCR_FLAG_SHIFT (2) 73 #define FPSCR_FLAG_V (1 << 6) 74 #define FPSCR_FLAG_Z (1 << 5) 75 #define FPSCR_FLAG_O (1 << 4) 76 #define FPSCR_FLAG_U (1 << 3) 77 #define FPSCR_FLAG_I (1 << 2) 78 #define FPSCR_RM_MASK (0x03 << 0) 79 #define FPSCR_RM_NEAREST (0 << 0) 80 #define FPSCR_RM_ZERO (1 << 0) 81 82 #define TB_FLAG_DELAY_SLOT (1 << 0) 83 #define TB_FLAG_DELAY_SLOT_COND (1 << 1) 84 #define TB_FLAG_DELAY_SLOT_RTE (1 << 2) 85 #define TB_FLAG_PENDING_MOVCA (1 << 3) 86 #define TB_FLAG_GUSA_SHIFT 4 /* [11:4] */ 87 #define TB_FLAG_GUSA_EXCLUSIVE (1 << 12) 88 #define TB_FLAG_UNALIGN (1 << 13) 89 #define TB_FLAG_SR_FD (1 << SR_FD) /* 15 */ 90 #define TB_FLAG_FPSCR_PR FPSCR_PR /* 19 */ 91 #define TB_FLAG_FPSCR_SZ FPSCR_SZ /* 20 */ 92 #define TB_FLAG_FPSCR_FR FPSCR_FR /* 21 */ 93 #define TB_FLAG_SR_RB (1 << SR_RB) /* 29 */ 94 #define TB_FLAG_SR_MD (1 << SR_MD) /* 30 */ 95 96 #define TB_FLAG_DELAY_SLOT_MASK (TB_FLAG_DELAY_SLOT | \ 97 TB_FLAG_DELAY_SLOT_COND | \ 98 TB_FLAG_DELAY_SLOT_RTE) 99 #define TB_FLAG_GUSA_MASK ((0xff << TB_FLAG_GUSA_SHIFT) | \ 100 TB_FLAG_GUSA_EXCLUSIVE) 101 #define TB_FLAG_FPSCR_MASK (TB_FLAG_FPSCR_PR | \ 102 TB_FLAG_FPSCR_SZ | \ 103 TB_FLAG_FPSCR_FR) 104 #define TB_FLAG_SR_MASK (TB_FLAG_SR_FD | \ 105 TB_FLAG_SR_RB | \ 106 TB_FLAG_SR_MD) 107 #define TB_FLAG_ENVFLAGS_MASK (TB_FLAG_DELAY_SLOT_MASK | \ 108 TB_FLAG_GUSA_MASK) 109 110 typedef struct tlb_t { 111 uint32_t vpn; /* virtual page number */ 112 uint32_t ppn; /* physical page number */ 113 uint32_t size; /* mapped page size in bytes */ 114 uint8_t asid; /* address space identifier */ 115 uint8_t v:1; /* validity */ 116 uint8_t sz:2; /* page size */ 117 uint8_t sh:1; /* share status */ 118 uint8_t c:1; /* cacheability */ 119 uint8_t pr:2; /* protection key */ 120 uint8_t d:1; /* dirty */ 121 uint8_t wt:1; /* write through */ 122 uint8_t sa:3; /* space attribute (PCMCIA) */ 123 uint8_t tc:1; /* timing control */ 124 } tlb_t; 125 126 #define UTLB_SIZE 64 127 #define ITLB_SIZE 4 128 129 #define TARGET_INSN_START_EXTRA_WORDS 1 130 131 enum sh_features { 132 SH_FEATURE_SH4A = 1, 133 SH_FEATURE_BCR3_AND_BCR4 = 2, 134 }; 135 136 typedef struct memory_content { 137 uint32_t address; 138 uint32_t value; 139 struct memory_content *next; 140 } memory_content; 141 142 typedef struct CPUArchState { 143 uint32_t flags; /* general execution flags */ 144 uint32_t gregs[24]; /* general registers */ 145 float32 fregs[32]; /* floating point registers */ 146 uint32_t sr; /* status register (with T split out) */ 147 uint32_t sr_m; /* M bit of status register */ 148 uint32_t sr_q; /* Q bit of status register */ 149 uint32_t sr_t; /* T bit of status register */ 150 uint32_t ssr; /* saved status register */ 151 uint32_t spc; /* saved program counter */ 152 uint32_t gbr; /* global base register */ 153 uint32_t vbr; /* vector base register */ 154 uint32_t sgr; /* saved global register 15 */ 155 uint32_t dbr; /* debug base register */ 156 uint32_t pc; /* program counter */ 157 uint32_t delayed_pc; /* target of delayed branch */ 158 uint32_t delayed_cond; /* condition of delayed branch */ 159 uint32_t pr; /* procedure register */ 160 uint32_t fpscr; /* floating point status/control register */ 161 uint32_t fpul; /* floating point communication register */ 162 163 /* multiply and accumulate: high, low and combined. */ 164 union { 165 uint64_t mac; 166 struct { 167 #if HOST_BIG_ENDIAN 168 uint32_t mach, macl; 169 #else 170 uint32_t macl, mach; 171 #endif 172 }; 173 }; 174 175 /* float point status register */ 176 float_status fp_status; 177 178 /* Those belong to the specific unit (SH7750) but are handled here */ 179 uint32_t mmucr; /* MMU control register */ 180 uint32_t pteh; /* page table entry high register */ 181 uint32_t ptel; /* page table entry low register */ 182 uint32_t ptea; /* page table entry assistance register */ 183 uint32_t ttb; /* translation table base register */ 184 uint32_t tea; /* TLB exception address register */ 185 uint32_t tra; /* TRAPA exception register */ 186 uint32_t expevt; /* exception event register */ 187 uint32_t intevt; /* interrupt event register */ 188 189 tlb_t itlb[ITLB_SIZE]; /* instruction translation table */ 190 tlb_t utlb[UTLB_SIZE]; /* unified translation table */ 191 192 /* LDST = LOCK_ADDR != -1. */ 193 uint32_t lock_addr; 194 uint32_t lock_value; 195 196 /* Fields up to this point are cleared by a CPU reset */ 197 struct {} end_reset_fields; 198 199 /* Fields from here on are preserved over CPU reset. */ 200 int id; /* CPU model */ 201 202 /* The features that we should emulate. See sh_features above. */ 203 uint32_t features; 204 205 void *intc_handle; 206 int in_sleep; /* SR_BL ignored during sleep */ 207 memory_content *movcal_backup; 208 memory_content **movcal_backup_tail; 209 } CPUSH4State; 210 211 /** 212 * SuperHCPU: 213 * @env: #CPUSH4State 214 * 215 * A SuperH CPU. 216 */ 217 struct ArchCPU { 218 CPUState parent_obj; 219 220 CPUSH4State env; 221 }; 222 223 /** 224 * SuperHCPUClass: 225 * @parent_realize: The parent class' realize handler. 226 * @parent_phases: The parent class' reset phase handlers. 227 * @pvr: Processor Version Register 228 * @prr: Processor Revision Register 229 * @cvr: Cache Version Register 230 * 231 * A SuperH CPU model. 232 */ 233 struct SuperHCPUClass { 234 CPUClass parent_class; 235 236 DeviceRealize parent_realize; 237 ResettablePhases parent_phases; 238 239 uint32_t pvr; 240 uint32_t prr; 241 uint32_t cvr; 242 }; 243 244 void superh_cpu_dump_state(CPUState *cpu, FILE *f, int flags); 245 int superh_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg); 246 int superh_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg); 247 G_NORETURN void superh_cpu_do_unaligned_access(CPUState *cpu, vaddr addr, 248 MMUAccessType access_type, int mmu_idx, 249 uintptr_t retaddr); 250 251 void sh4_translate_init(void); 252 void sh4_translate_code(CPUState *cs, TranslationBlock *tb, 253 int *max_insns, vaddr pc, void *host_pc); 254 255 #if !defined(CONFIG_USER_ONLY) 256 hwaddr superh_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr); 257 bool superh_cpu_tlb_fill(CPUState *cs, vaddr address, int size, 258 MMUAccessType access_type, int mmu_idx, 259 bool probe, uintptr_t retaddr); 260 void superh_cpu_do_interrupt(CPUState *cpu); 261 bool superh_cpu_exec_interrupt(CPUState *cpu, int int_req); 262 void cpu_sh4_invalidate_tlb(CPUSH4State *s); 263 uint32_t cpu_sh4_read_mmaped_itlb_addr(CPUSH4State *s, 264 hwaddr addr); 265 void cpu_sh4_write_mmaped_itlb_addr(CPUSH4State *s, hwaddr addr, 266 uint32_t mem_value); 267 uint32_t cpu_sh4_read_mmaped_itlb_data(CPUSH4State *s, 268 hwaddr addr); 269 void cpu_sh4_write_mmaped_itlb_data(CPUSH4State *s, hwaddr addr, 270 uint32_t mem_value); 271 uint32_t cpu_sh4_read_mmaped_utlb_addr(CPUSH4State *s, 272 hwaddr addr); 273 void cpu_sh4_write_mmaped_utlb_addr(CPUSH4State *s, hwaddr addr, 274 uint32_t mem_value); 275 uint32_t cpu_sh4_read_mmaped_utlb_data(CPUSH4State *s, 276 hwaddr addr); 277 void cpu_sh4_write_mmaped_utlb_data(CPUSH4State *s, hwaddr addr, 278 uint32_t mem_value); 279 #endif 280 281 int cpu_sh4_is_cached(CPUSH4State * env, target_ulong addr); 282 283 void cpu_load_tlb(CPUSH4State * env); 284 285 #define CPU_RESOLVING_TYPE TYPE_SUPERH_CPU 286 287 /* MMU modes definitions */ 288 #define MMU_USER_IDX 1 289 290 #include "exec/cpu-all.h" 291 292 /* MMU control register */ 293 #define MMUCR 0x1F000010 294 #define MMUCR_AT (1<<0) 295 #define MMUCR_TI (1<<2) 296 #define MMUCR_SV (1<<8) 297 #define MMUCR_URC_BITS (6) 298 #define MMUCR_URC_OFFSET (10) 299 #define MMUCR_URC_SIZE (1 << MMUCR_URC_BITS) 300 #define MMUCR_URC_MASK (((MMUCR_URC_SIZE) - 1) << MMUCR_URC_OFFSET) 301 static inline int cpu_mmucr_urc (uint32_t mmucr) 302 { 303 return ((mmucr & MMUCR_URC_MASK) >> MMUCR_URC_OFFSET); 304 } 305 306 /* PTEH : Page Translation Entry High register */ 307 #define PTEH_ASID_BITS (8) 308 #define PTEH_ASID_SIZE (1 << PTEH_ASID_BITS) 309 #define PTEH_ASID_MASK (PTEH_ASID_SIZE - 1) 310 #define cpu_pteh_asid(pteh) ((pteh) & PTEH_ASID_MASK) 311 #define PTEH_VPN_BITS (22) 312 #define PTEH_VPN_OFFSET (10) 313 #define PTEH_VPN_SIZE (1 << PTEH_VPN_BITS) 314 #define PTEH_VPN_MASK (((PTEH_VPN_SIZE) - 1) << PTEH_VPN_OFFSET) 315 static inline int cpu_pteh_vpn (uint32_t pteh) 316 { 317 return ((pteh & PTEH_VPN_MASK) >> PTEH_VPN_OFFSET); 318 } 319 320 /* PTEL : Page Translation Entry Low register */ 321 #define PTEL_V (1 << 8) 322 #define cpu_ptel_v(ptel) (((ptel) & PTEL_V) >> 8) 323 #define PTEL_C (1 << 3) 324 #define cpu_ptel_c(ptel) (((ptel) & PTEL_C) >> 3) 325 #define PTEL_D (1 << 2) 326 #define cpu_ptel_d(ptel) (((ptel) & PTEL_D) >> 2) 327 #define PTEL_SH (1 << 1) 328 #define cpu_ptel_sh(ptel)(((ptel) & PTEL_SH) >> 1) 329 #define PTEL_WT (1 << 0) 330 #define cpu_ptel_wt(ptel) ((ptel) & PTEL_WT) 331 332 #define PTEL_SZ_HIGH_OFFSET (7) 333 #define PTEL_SZ_HIGH (1 << PTEL_SZ_HIGH_OFFSET) 334 #define PTEL_SZ_LOW_OFFSET (4) 335 #define PTEL_SZ_LOW (1 << PTEL_SZ_LOW_OFFSET) 336 static inline int cpu_ptel_sz (uint32_t ptel) 337 { 338 int sz; 339 sz = (ptel & PTEL_SZ_HIGH) >> PTEL_SZ_HIGH_OFFSET; 340 sz <<= 1; 341 sz |= (ptel & PTEL_SZ_LOW) >> PTEL_SZ_LOW_OFFSET; 342 return sz; 343 } 344 345 #define PTEL_PPN_BITS (19) 346 #define PTEL_PPN_OFFSET (10) 347 #define PTEL_PPN_SIZE (1 << PTEL_PPN_BITS) 348 #define PTEL_PPN_MASK (((PTEL_PPN_SIZE) - 1) << PTEL_PPN_OFFSET) 349 static inline int cpu_ptel_ppn (uint32_t ptel) 350 { 351 return ((ptel & PTEL_PPN_MASK) >> PTEL_PPN_OFFSET); 352 } 353 354 #define PTEL_PR_BITS (2) 355 #define PTEL_PR_OFFSET (5) 356 #define PTEL_PR_SIZE (1 << PTEL_PR_BITS) 357 #define PTEL_PR_MASK (((PTEL_PR_SIZE) - 1) << PTEL_PR_OFFSET) 358 static inline int cpu_ptel_pr (uint32_t ptel) 359 { 360 return ((ptel & PTEL_PR_MASK) >> PTEL_PR_OFFSET); 361 } 362 363 /* PTEA : Page Translation Entry Assistance register */ 364 #define PTEA_SA_BITS (3) 365 #define PTEA_SA_SIZE (1 << PTEA_SA_BITS) 366 #define PTEA_SA_MASK (PTEA_SA_SIZE - 1) 367 #define cpu_ptea_sa(ptea) ((ptea) & PTEA_SA_MASK) 368 #define PTEA_TC (1 << 3) 369 #define cpu_ptea_tc(ptea) (((ptea) & PTEA_TC) >> 3) 370 371 static inline target_ulong cpu_read_sr(CPUSH4State *env) 372 { 373 return env->sr | (env->sr_m << SR_M) | 374 (env->sr_q << SR_Q) | 375 (env->sr_t << SR_T); 376 } 377 378 static inline void cpu_write_sr(CPUSH4State *env, target_ulong sr) 379 { 380 env->sr_m = (sr >> SR_M) & 1; 381 env->sr_q = (sr >> SR_Q) & 1; 382 env->sr_t = (sr >> SR_T) & 1; 383 env->sr = sr & ~((1u << SR_M) | (1u << SR_Q) | (1u << SR_T)); 384 } 385 386 static inline void cpu_get_tb_cpu_state(CPUSH4State *env, vaddr *pc, 387 uint64_t *cs_base, uint32_t *flags) 388 { 389 *pc = env->pc; 390 /* For a gUSA region, notice the end of the region. */ 391 *cs_base = env->flags & TB_FLAG_GUSA_MASK ? env->gregs[0] : 0; 392 *flags = env->flags 393 | (env->fpscr & TB_FLAG_FPSCR_MASK) 394 | (env->sr & TB_FLAG_SR_MASK) 395 | (env->movcal_backup ? TB_FLAG_PENDING_MOVCA : 0); /* Bit 3 */ 396 #ifdef CONFIG_USER_ONLY 397 *flags |= TB_FLAG_UNALIGN * !env_cpu(env)->prctl_unalign_sigbus; 398 #endif 399 } 400 401 #endif /* SH4_CPU_H */ 402