1 #ifndef HW_SPAPR_H 2 #define HW_SPAPR_H 3 4 #include "qemu/units.h" 5 #include "sysemu/dma.h" 6 #include "hw/boards.h" 7 #include "hw/ppc/spapr_drc.h" 8 #include "hw/mem/pc-dimm.h" 9 #include "hw/ppc/spapr_ovec.h" 10 #include "hw/ppc/spapr_irq.h" 11 #include "qom/object.h" 12 #include "hw/ppc/spapr_xive.h" /* For SpaprXive */ 13 #include "hw/ppc/xics.h" /* For ICSState */ 14 #include "hw/ppc/spapr_tpm_proxy.h" 15 #include "hw/ppc/vof.h" 16 17 struct SpaprVioBus; 18 struct SpaprPhbState; 19 struct SpaprNvram; 20 21 typedef struct SpaprEventLogEntry SpaprEventLogEntry; 22 typedef struct SpaprEventSource SpaprEventSource; 23 typedef struct SpaprPendingHpt SpaprPendingHpt; 24 25 #define HPTE64_V_HPTE_DIRTY 0x0000000000000040ULL 26 #define SPAPR_ENTRY_POINT 0x100 27 28 #define SPAPR_TIMEBASE_FREQ 512000000ULL 29 30 #define TYPE_SPAPR_RTC "spapr-rtc" 31 32 OBJECT_DECLARE_SIMPLE_TYPE(SpaprRtcState, SPAPR_RTC) 33 34 struct SpaprRtcState { 35 /*< private >*/ 36 DeviceState parent_obj; 37 int64_t ns_offset; 38 }; 39 40 typedef struct SpaprDimmState SpaprDimmState; 41 42 #define TYPE_SPAPR_MACHINE "spapr-machine" 43 OBJECT_DECLARE_TYPE(SpaprMachineState, SpaprMachineClass, SPAPR_MACHINE) 44 45 typedef enum { 46 SPAPR_RESIZE_HPT_DEFAULT = 0, 47 SPAPR_RESIZE_HPT_DISABLED, 48 SPAPR_RESIZE_HPT_ENABLED, 49 SPAPR_RESIZE_HPT_REQUIRED, 50 } SpaprResizeHpt; 51 52 /** 53 * Capabilities 54 */ 55 56 /* Hardware Transactional Memory */ 57 #define SPAPR_CAP_HTM 0x00 58 /* Vector Scalar Extensions */ 59 #define SPAPR_CAP_VSX 0x01 60 /* Decimal Floating Point */ 61 #define SPAPR_CAP_DFP 0x02 62 /* Cache Flush on Privilege Change */ 63 #define SPAPR_CAP_CFPC 0x03 64 /* Speculation Barrier Bounds Checking */ 65 #define SPAPR_CAP_SBBC 0x04 66 /* Indirect Branch Serialisation */ 67 #define SPAPR_CAP_IBS 0x05 68 /* HPT Maximum Page Size (encoded as a shift) */ 69 #define SPAPR_CAP_HPT_MAXPAGESIZE 0x06 70 /* Nested KVM-HV */ 71 #define SPAPR_CAP_NESTED_KVM_HV 0x07 72 /* Large Decrementer */ 73 #define SPAPR_CAP_LARGE_DECREMENTER 0x08 74 /* Count Cache Flush Assist HW Instruction */ 75 #define SPAPR_CAP_CCF_ASSIST 0x09 76 /* Implements PAPR FWNMI option */ 77 #define SPAPR_CAP_FWNMI 0x0A 78 /* Num Caps */ 79 #define SPAPR_CAP_NUM (SPAPR_CAP_FWNMI + 1) 80 81 /* 82 * Capability Values 83 */ 84 /* Bool Caps */ 85 #define SPAPR_CAP_OFF 0x00 86 #define SPAPR_CAP_ON 0x01 87 88 /* Custom Caps */ 89 90 /* Generic */ 91 #define SPAPR_CAP_BROKEN 0x00 92 #define SPAPR_CAP_WORKAROUND 0x01 93 #define SPAPR_CAP_FIXED 0x02 94 /* SPAPR_CAP_IBS (cap-ibs) */ 95 #define SPAPR_CAP_FIXED_IBS 0x02 96 #define SPAPR_CAP_FIXED_CCD 0x03 97 #define SPAPR_CAP_FIXED_NA 0x10 /* Lets leave a bit of a gap... */ 98 99 #define FDT_MAX_SIZE 0x200000 100 101 /* 102 * NUMA related macros. MAX_DISTANCE_REF_POINTS was taken 103 * from Linux kernel arch/powerpc/mm/numa.h. It represents the 104 * amount of associativity domains for non-CPU resources. 105 * 106 * NUMA_ASSOC_SIZE is the base array size of an ibm,associativity 107 * array for any non-CPU resource. 108 * 109 * VCPU_ASSOC_SIZE represents the size of ibm,associativity array 110 * for CPUs, which has an extra element (vcpu_id) in the end. 111 */ 112 #define MAX_DISTANCE_REF_POINTS 4 113 #define NUMA_ASSOC_SIZE (MAX_DISTANCE_REF_POINTS + 1) 114 #define VCPU_ASSOC_SIZE (NUMA_ASSOC_SIZE + 1) 115 116 /* Max number of these GPUsper a physical box */ 117 #define NVGPU_MAX_NUM 6 118 119 typedef struct SpaprCapabilities SpaprCapabilities; 120 struct SpaprCapabilities { 121 uint8_t caps[SPAPR_CAP_NUM]; 122 }; 123 124 /** 125 * SpaprMachineClass: 126 */ 127 struct SpaprMachineClass { 128 /*< private >*/ 129 MachineClass parent_class; 130 131 /*< public >*/ 132 bool dr_lmb_enabled; /* enable dynamic-reconfig/hotplug of LMBs */ 133 bool dr_phb_enabled; /* enable dynamic-reconfig/hotplug of PHBs */ 134 bool update_dt_enabled; /* enable KVMPPC_H_UPDATE_DT */ 135 bool use_ohci_by_default; /* use USB-OHCI instead of XHCI */ 136 bool pre_2_10_has_unused_icps; 137 bool legacy_irq_allocation; 138 uint32_t nr_xirqs; 139 bool broken_host_serial_model; /* present real host info to the guest */ 140 bool pre_4_1_migration; /* don't migrate hpt-max-page-size */ 141 bool linux_pci_probe; 142 bool smp_threads_vsmt; /* set VSMT to smp_threads by default */ 143 hwaddr rma_limit; /* clamp the RMA to this size */ 144 bool pre_5_1_assoc_refpoints; 145 bool pre_5_2_numa_associativity; 146 147 bool (*phb_placement)(SpaprMachineState *spapr, uint32_t index, 148 uint64_t *buid, hwaddr *pio, 149 hwaddr *mmio32, hwaddr *mmio64, 150 unsigned n_dma, uint32_t *liobns, hwaddr *nv2gpa, 151 hwaddr *nv2atsd, Error **errp); 152 SpaprResizeHpt resize_hpt_default; 153 SpaprCapabilities default_caps; 154 SpaprIrq *irq; 155 }; 156 157 /** 158 * SpaprMachineState: 159 */ 160 struct SpaprMachineState { 161 /*< private >*/ 162 MachineState parent_obj; 163 164 struct SpaprVioBus *vio_bus; 165 QLIST_HEAD(, SpaprPhbState) phbs; 166 struct SpaprNvram *nvram; 167 SpaprRtcState rtc; 168 169 SpaprResizeHpt resize_hpt; 170 void *htab; 171 uint32_t htab_shift; 172 uint64_t patb_entry; /* Process tbl registed in H_REGISTER_PROC_TBL */ 173 SpaprPendingHpt *pending_hpt; /* in-progress resize */ 174 175 hwaddr rma_size; 176 uint32_t fdt_size; 177 uint32_t fdt_initial_size; 178 void *fdt_blob; 179 long kernel_size; 180 bool kernel_le; 181 uint64_t kernel_addr; 182 uint32_t initrd_base; 183 long initrd_size; 184 Vof *vof; 185 uint64_t rtc_offset; /* Now used only during incoming migration */ 186 struct PPCTimebase tb; 187 bool has_graphics; 188 uint32_t vsmt; /* Virtual SMT mode (KVM's "core stride") */ 189 190 Notifier epow_notifier; 191 QTAILQ_HEAD(, SpaprEventLogEntry) pending_events; 192 bool use_hotplug_event_source; 193 SpaprEventSource *event_sources; 194 195 /* ibm,client-architecture-support option negotiation */ 196 bool cas_pre_isa3_guest; 197 SpaprOptionVector *ov5; /* QEMU-supported option vectors */ 198 SpaprOptionVector *ov5_cas; /* negotiated (via CAS) option vectors */ 199 uint32_t max_compat_pvr; 200 201 /* Migration state */ 202 int htab_save_index; 203 bool htab_first_pass; 204 int htab_fd; 205 206 /* Pending DIMM unplug cache. It is populated when a LMB 207 * unplug starts. It can be regenerated if a migration 208 * occurs during the unplug process. */ 209 QTAILQ_HEAD(, SpaprDimmState) pending_dimm_unplugs; 210 211 /* State related to FWNMI option */ 212 213 /* System Reset and Machine Check Notification Routine addresses 214 * registered by "ibm,nmi-register" RTAS call. 215 */ 216 target_ulong fwnmi_system_reset_addr; 217 target_ulong fwnmi_machine_check_addr; 218 219 /* Machine Check FWNMI synchronization, fwnmi_machine_check_interlock is 220 * set to -1 if a FWNMI machine check is not in progress, else is set to 221 * the CPU that was delivered the machine check, and is set back to -1 222 * when that CPU makes an "ibm,nmi-interlock" RTAS call. The cond is used 223 * to synchronize other CPUs. 224 */ 225 int fwnmi_machine_check_interlock; 226 QemuCond fwnmi_machine_check_interlock_cond; 227 228 /* Set by -boot */ 229 char *boot_device; 230 231 /*< public >*/ 232 char *kvm_type; 233 char *host_model; 234 char *host_serial; 235 236 int32_t irq_map_nr; 237 unsigned long *irq_map; 238 SpaprIrq *irq; 239 qemu_irq *qirqs; 240 SpaprInterruptController *active_intc; 241 ICSState *ics; 242 SpaprXive *xive; 243 244 bool cmd_line_caps[SPAPR_CAP_NUM]; 245 SpaprCapabilities def, eff, mig; 246 247 unsigned gpu_numa_id; 248 SpaprTpmProxy *tpm_proxy; 249 250 uint32_t numa_assoc_array[MAX_NODES + NVGPU_MAX_NUM][NUMA_ASSOC_SIZE]; 251 252 Error *fwnmi_migration_blocker; 253 }; 254 255 #define H_SUCCESS 0 256 #define H_BUSY 1 /* Hardware busy -- retry later */ 257 #define H_CLOSED 2 /* Resource closed */ 258 #define H_NOT_AVAILABLE 3 259 #define H_CONSTRAINED 4 /* Resource request constrained to max allowed */ 260 #define H_PARTIAL 5 261 #define H_IN_PROGRESS 14 /* Kind of like busy */ 262 #define H_PAGE_REGISTERED 15 263 #define H_PARTIAL_STORE 16 264 #define H_PENDING 17 /* returned from H_POLL_PENDING */ 265 #define H_CONTINUE 18 /* Returned from H_Join on success */ 266 #define H_LONG_BUSY_START_RANGE 9900 /* Start of long busy range */ 267 #define H_LONG_BUSY_ORDER_1_MSEC 9900 /* Long busy, hint that 1msec \ 268 is a good time to retry */ 269 #define H_LONG_BUSY_ORDER_10_MSEC 9901 /* Long busy, hint that 10msec \ 270 is a good time to retry */ 271 #define H_LONG_BUSY_ORDER_100_MSEC 9902 /* Long busy, hint that 100msec \ 272 is a good time to retry */ 273 #define H_LONG_BUSY_ORDER_1_SEC 9903 /* Long busy, hint that 1sec \ 274 is a good time to retry */ 275 #define H_LONG_BUSY_ORDER_10_SEC 9904 /* Long busy, hint that 10sec \ 276 is a good time to retry */ 277 #define H_LONG_BUSY_ORDER_100_SEC 9905 /* Long busy, hint that 100sec \ 278 is a good time to retry */ 279 #define H_LONG_BUSY_END_RANGE 9905 /* End of long busy range */ 280 #define H_HARDWARE -1 /* Hardware error */ 281 #define H_FUNCTION -2 /* Function not supported */ 282 #define H_PRIVILEGE -3 /* Caller not privileged */ 283 #define H_PARAMETER -4 /* Parameter invalid, out-of-range or conflicting */ 284 #define H_BAD_MODE -5 /* Illegal msr value */ 285 #define H_PTEG_FULL -6 /* PTEG is full */ 286 #define H_NOT_FOUND -7 /* PTE was not found" */ 287 #define H_RESERVED_DABR -8 /* DABR address is reserved by the hypervisor on this processor" */ 288 #define H_NO_MEM -9 289 #define H_AUTHORITY -10 290 #define H_PERMISSION -11 291 #define H_DROPPED -12 292 #define H_SOURCE_PARM -13 293 #define H_DEST_PARM -14 294 #define H_REMOTE_PARM -15 295 #define H_RESOURCE -16 296 #define H_ADAPTER_PARM -17 297 #define H_RH_PARM -18 298 #define H_RCQ_PARM -19 299 #define H_SCQ_PARM -20 300 #define H_EQ_PARM -21 301 #define H_RT_PARM -22 302 #define H_ST_PARM -23 303 #define H_SIGT_PARM -24 304 #define H_TOKEN_PARM -25 305 #define H_MLENGTH_PARM -27 306 #define H_MEM_PARM -28 307 #define H_MEM_ACCESS_PARM -29 308 #define H_ATTR_PARM -30 309 #define H_PORT_PARM -31 310 #define H_MCG_PARM -32 311 #define H_VL_PARM -33 312 #define H_TSIZE_PARM -34 313 #define H_TRACE_PARM -35 314 315 #define H_MASK_PARM -37 316 #define H_MCG_FULL -38 317 #define H_ALIAS_EXIST -39 318 #define H_P_COUNTER -40 319 #define H_TABLE_FULL -41 320 #define H_ALT_TABLE -42 321 #define H_MR_CONDITION -43 322 #define H_NOT_ENOUGH_RESOURCES -44 323 #define H_R_STATE -45 324 #define H_RESCINDEND -46 325 #define H_P2 -55 326 #define H_P3 -56 327 #define H_P4 -57 328 #define H_P5 -58 329 #define H_P6 -59 330 #define H_P7 -60 331 #define H_P8 -61 332 #define H_P9 -62 333 #define H_OVERLAP -68 334 #define H_UNSUPPORTED_FLAG -256 335 #define H_MULTI_THREADS_ACTIVE -9005 336 337 338 /* Long Busy is a condition that can be returned by the firmware 339 * when a call cannot be completed now, but the identical call 340 * should be retried later. This prevents calls blocking in the 341 * firmware for long periods of time. Annoyingly the firmware can return 342 * a range of return codes, hinting at how long we should wait before 343 * retrying. If you don't care for the hint, the macro below is a good 344 * way to check for the long_busy return codes 345 */ 346 #define H_IS_LONG_BUSY(x) ((x >= H_LONG_BUSY_START_RANGE) \ 347 && (x <= H_LONG_BUSY_END_RANGE)) 348 349 /* Flags */ 350 #define H_LARGE_PAGE (1ULL<<(63-16)) 351 #define H_EXACT (1ULL<<(63-24)) /* Use exact PTE or return H_PTEG_FULL */ 352 #define H_R_XLATE (1ULL<<(63-25)) /* include a valid logical page num in the pte if the valid bit is set */ 353 #define H_READ_4 (1ULL<<(63-26)) /* Return 4 PTEs */ 354 #define H_PAGE_STATE_CHANGE (1ULL<<(63-28)) 355 #define H_PAGE_UNUSED ((1ULL<<(63-29)) | (1ULL<<(63-30))) 356 #define H_PAGE_SET_UNUSED (H_PAGE_STATE_CHANGE | H_PAGE_UNUSED) 357 #define H_PAGE_SET_LOANED (H_PAGE_SET_UNUSED | (1ULL<<(63-31))) 358 #define H_PAGE_SET_ACTIVE H_PAGE_STATE_CHANGE 359 #define H_AVPN (1ULL<<(63-32)) /* An avpn is provided as a sanity test */ 360 #define H_ANDCOND (1ULL<<(63-33)) 361 #define H_ICACHE_INVALIDATE (1ULL<<(63-40)) /* icbi, etc. (ignored for IO pages) */ 362 #define H_ICACHE_SYNCHRONIZE (1ULL<<(63-41)) /* dcbst, icbi, etc (ignored for IO pages */ 363 #define H_ZERO_PAGE (1ULL<<(63-48)) /* zero the page before mapping (ignored for IO pages) */ 364 #define H_COPY_PAGE (1ULL<<(63-49)) 365 #define H_N (1ULL<<(63-61)) 366 #define H_PP1 (1ULL<<(63-62)) 367 #define H_PP2 (1ULL<<(63-63)) 368 369 /* Values for 2nd argument to H_SET_MODE */ 370 #define H_SET_MODE_RESOURCE_SET_CIABR 1 371 #define H_SET_MODE_RESOURCE_SET_DAWR0 2 372 #define H_SET_MODE_RESOURCE_ADDR_TRANS_MODE 3 373 #define H_SET_MODE_RESOURCE_LE 4 374 375 /* Flags for H_SET_MODE_RESOURCE_LE */ 376 #define H_SET_MODE_ENDIAN_BIG 0 377 #define H_SET_MODE_ENDIAN_LITTLE 1 378 379 /* VASI States */ 380 #define H_VASI_INVALID 0 381 #define H_VASI_ENABLED 1 382 #define H_VASI_ABORTED 2 383 #define H_VASI_SUSPENDING 3 384 #define H_VASI_SUSPENDED 4 385 #define H_VASI_RESUMED 5 386 #define H_VASI_COMPLETED 6 387 388 /* DABRX flags */ 389 #define H_DABRX_HYPERVISOR (1ULL<<(63-61)) 390 #define H_DABRX_KERNEL (1ULL<<(63-62)) 391 #define H_DABRX_USER (1ULL<<(63-63)) 392 393 /* Values for KVM_PPC_GET_CPU_CHAR & H_GET_CPU_CHARACTERISTICS */ 394 #define H_CPU_CHAR_SPEC_BAR_ORI31 PPC_BIT(0) 395 #define H_CPU_CHAR_BCCTRL_SERIALISED PPC_BIT(1) 396 #define H_CPU_CHAR_L1D_FLUSH_ORI30 PPC_BIT(2) 397 #define H_CPU_CHAR_L1D_FLUSH_TRIG2 PPC_BIT(3) 398 #define H_CPU_CHAR_L1D_THREAD_PRIV PPC_BIT(4) 399 #define H_CPU_CHAR_HON_BRANCH_HINTS PPC_BIT(5) 400 #define H_CPU_CHAR_THR_RECONF_TRIG PPC_BIT(6) 401 #define H_CPU_CHAR_CACHE_COUNT_DIS PPC_BIT(7) 402 #define H_CPU_CHAR_BCCTR_FLUSH_ASSIST PPC_BIT(9) 403 404 #define H_CPU_BEHAV_FAVOUR_SECURITY PPC_BIT(0) 405 #define H_CPU_BEHAV_L1D_FLUSH_PR PPC_BIT(1) 406 #define H_CPU_BEHAV_BNDS_CHK_SPEC_BAR PPC_BIT(2) 407 #define H_CPU_BEHAV_FLUSH_COUNT_CACHE PPC_BIT(5) 408 #define H_CPU_BEHAV_NO_L1D_FLUSH_ENTRY PPC_BIT(7) 409 #define H_CPU_BEHAV_NO_L1D_FLUSH_UACCESS PPC_BIT(8) 410 411 /* Each control block has to be on a 4K boundary */ 412 #define H_CB_ALIGNMENT 4096 413 414 /* pSeries hypervisor opcodes */ 415 #define H_REMOVE 0x04 416 #define H_ENTER 0x08 417 #define H_READ 0x0c 418 #define H_CLEAR_MOD 0x10 419 #define H_CLEAR_REF 0x14 420 #define H_PROTECT 0x18 421 #define H_GET_TCE 0x1c 422 #define H_PUT_TCE 0x20 423 #define H_SET_SPRG0 0x24 424 #define H_SET_DABR 0x28 425 #define H_PAGE_INIT 0x2c 426 #define H_SET_ASR 0x30 427 #define H_ASR_ON 0x34 428 #define H_ASR_OFF 0x38 429 #define H_LOGICAL_CI_LOAD 0x3c 430 #define H_LOGICAL_CI_STORE 0x40 431 #define H_LOGICAL_CACHE_LOAD 0x44 432 #define H_LOGICAL_CACHE_STORE 0x48 433 #define H_LOGICAL_ICBI 0x4c 434 #define H_LOGICAL_DCBF 0x50 435 #define H_GET_TERM_CHAR 0x54 436 #define H_PUT_TERM_CHAR 0x58 437 #define H_REAL_TO_LOGICAL 0x5c 438 #define H_HYPERVISOR_DATA 0x60 439 #define H_EOI 0x64 440 #define H_CPPR 0x68 441 #define H_IPI 0x6c 442 #define H_IPOLL 0x70 443 #define H_XIRR 0x74 444 #define H_PERFMON 0x7c 445 #define H_MIGRATE_DMA 0x78 446 #define H_REGISTER_VPA 0xDC 447 #define H_CEDE 0xE0 448 #define H_CONFER 0xE4 449 #define H_PROD 0xE8 450 #define H_GET_PPP 0xEC 451 #define H_SET_PPP 0xF0 452 #define H_PURR 0xF4 453 #define H_PIC 0xF8 454 #define H_REG_CRQ 0xFC 455 #define H_FREE_CRQ 0x100 456 #define H_VIO_SIGNAL 0x104 457 #define H_SEND_CRQ 0x108 458 #define H_COPY_RDMA 0x110 459 #define H_REGISTER_LOGICAL_LAN 0x114 460 #define H_FREE_LOGICAL_LAN 0x118 461 #define H_ADD_LOGICAL_LAN_BUFFER 0x11C 462 #define H_SEND_LOGICAL_LAN 0x120 463 #define H_BULK_REMOVE 0x124 464 #define H_MULTICAST_CTRL 0x130 465 #define H_SET_XDABR 0x134 466 #define H_STUFF_TCE 0x138 467 #define H_PUT_TCE_INDIRECT 0x13C 468 #define H_CHANGE_LOGICAL_LAN_MAC 0x14C 469 #define H_VTERM_PARTNER_INFO 0x150 470 #define H_REGISTER_VTERM 0x154 471 #define H_FREE_VTERM 0x158 472 #define H_RESET_EVENTS 0x15C 473 #define H_ALLOC_RESOURCE 0x160 474 #define H_FREE_RESOURCE 0x164 475 #define H_MODIFY_QP 0x168 476 #define H_QUERY_QP 0x16C 477 #define H_REREGISTER_PMR 0x170 478 #define H_REGISTER_SMR 0x174 479 #define H_QUERY_MR 0x178 480 #define H_QUERY_MW 0x17C 481 #define H_QUERY_HCA 0x180 482 #define H_QUERY_PORT 0x184 483 #define H_MODIFY_PORT 0x188 484 #define H_DEFINE_AQP1 0x18C 485 #define H_GET_TRACE_BUFFER 0x190 486 #define H_DEFINE_AQP0 0x194 487 #define H_RESIZE_MR 0x198 488 #define H_ATTACH_MCQP 0x19C 489 #define H_DETACH_MCQP 0x1A0 490 #define H_CREATE_RPT 0x1A4 491 #define H_REMOVE_RPT 0x1A8 492 #define H_REGISTER_RPAGES 0x1AC 493 #define H_DISABLE_AND_GETC 0x1B0 494 #define H_ERROR_DATA 0x1B4 495 #define H_GET_HCA_INFO 0x1B8 496 #define H_GET_PERF_COUNT 0x1BC 497 #define H_MANAGE_TRACE 0x1C0 498 #define H_GET_CPU_CHARACTERISTICS 0x1C8 499 #define H_FREE_LOGICAL_LAN_BUFFER 0x1D4 500 #define H_QUERY_INT_STATE 0x1E4 501 #define H_POLL_PENDING 0x1D8 502 #define H_ILLAN_ATTRIBUTES 0x244 503 #define H_MODIFY_HEA_QP 0x250 504 #define H_QUERY_HEA_QP 0x254 505 #define H_QUERY_HEA 0x258 506 #define H_QUERY_HEA_PORT 0x25C 507 #define H_MODIFY_HEA_PORT 0x260 508 #define H_REG_BCMC 0x264 509 #define H_DEREG_BCMC 0x268 510 #define H_REGISTER_HEA_RPAGES 0x26C 511 #define H_DISABLE_AND_GET_HEA 0x270 512 #define H_GET_HEA_INFO 0x274 513 #define H_ALLOC_HEA_RESOURCE 0x278 514 #define H_ADD_CONN 0x284 515 #define H_DEL_CONN 0x288 516 #define H_JOIN 0x298 517 #define H_VASI_STATE 0x2A4 518 #define H_ENABLE_CRQ 0x2B0 519 #define H_GET_EM_PARMS 0x2B8 520 #define H_SET_MPP 0x2D0 521 #define H_GET_MPP 0x2D4 522 #define H_HOME_NODE_ASSOCIATIVITY 0x2EC 523 #define H_XIRR_X 0x2FC 524 #define H_RANDOM 0x300 525 #define H_SET_MODE 0x31C 526 #define H_RESIZE_HPT_PREPARE 0x36C 527 #define H_RESIZE_HPT_COMMIT 0x370 528 #define H_CLEAN_SLB 0x374 529 #define H_INVALIDATE_PID 0x378 530 #define H_REGISTER_PROC_TBL 0x37C 531 #define H_SIGNAL_SYS_RESET 0x380 532 533 #define H_INT_GET_SOURCE_INFO 0x3A8 534 #define H_INT_SET_SOURCE_CONFIG 0x3AC 535 #define H_INT_GET_SOURCE_CONFIG 0x3B0 536 #define H_INT_GET_QUEUE_INFO 0x3B4 537 #define H_INT_SET_QUEUE_CONFIG 0x3B8 538 #define H_INT_GET_QUEUE_CONFIG 0x3BC 539 #define H_INT_SET_OS_REPORTING_LINE 0x3C0 540 #define H_INT_GET_OS_REPORTING_LINE 0x3C4 541 #define H_INT_ESB 0x3C8 542 #define H_INT_SYNC 0x3CC 543 #define H_INT_RESET 0x3D0 544 #define H_SCM_READ_METADATA 0x3E4 545 #define H_SCM_WRITE_METADATA 0x3E8 546 #define H_SCM_BIND_MEM 0x3EC 547 #define H_SCM_UNBIND_MEM 0x3F0 548 #define H_SCM_UNBIND_ALL 0x3FC 549 #define H_SCM_HEALTH 0x400 550 551 #define MAX_HCALL_OPCODE H_SCM_HEALTH 552 553 /* The hcalls above are standardized in PAPR and implemented by pHyp 554 * as well. 555 * 556 * We also need some hcalls which are specific to qemu / KVM-on-POWER. 557 * We put those into the 0xf000-0xfffc range which is reserved by PAPR 558 * for "platform-specific" hcalls. 559 */ 560 #define KVMPPC_HCALL_BASE 0xf000 561 #define KVMPPC_H_RTAS (KVMPPC_HCALL_BASE + 0x0) 562 #define KVMPPC_H_LOGICAL_MEMOP (KVMPPC_HCALL_BASE + 0x1) 563 /* Client Architecture support */ 564 #define KVMPPC_H_CAS (KVMPPC_HCALL_BASE + 0x2) 565 #define KVMPPC_H_UPDATE_DT (KVMPPC_HCALL_BASE + 0x3) 566 /* 0x4 was used for KVMPPC_H_UPDATE_PHANDLE in SLOF */ 567 #define KVMPPC_H_VOF_CLIENT (KVMPPC_HCALL_BASE + 0x5) 568 #define KVMPPC_HCALL_MAX KVMPPC_H_VOF_CLIENT 569 570 /* 571 * The hcall range 0xEF00 to 0xEF80 is reserved for use in facilitating 572 * Secure VM mode via an Ultravisor / Protected Execution Facility 573 */ 574 #define SVM_HCALL_BASE 0xEF00 575 #define SVM_H_TPM_COMM 0xEF10 576 #define SVM_HCALL_MAX SVM_H_TPM_COMM 577 578 579 typedef struct SpaprDeviceTreeUpdateHeader { 580 uint32_t version_id; 581 } SpaprDeviceTreeUpdateHeader; 582 583 #define hcall_dprintf(fmt, ...) \ 584 do { \ 585 qemu_log_mask(LOG_GUEST_ERROR, "%s: " fmt, __func__, ## __VA_ARGS__); \ 586 } while (0) 587 588 typedef target_ulong (*spapr_hcall_fn)(PowerPCCPU *cpu, SpaprMachineState *sm, 589 target_ulong opcode, 590 target_ulong *args); 591 592 void spapr_register_hypercall(target_ulong opcode, spapr_hcall_fn fn); 593 target_ulong spapr_hypercall(PowerPCCPU *cpu, target_ulong opcode, 594 target_ulong *args); 595 target_ulong softmmu_resize_hpt_prepare(PowerPCCPU *cpu, SpaprMachineState *spapr, 596 target_ulong shift); 597 target_ulong softmmu_resize_hpt_commit(PowerPCCPU *cpu, SpaprMachineState *spapr, 598 target_ulong flags, target_ulong shift); 599 bool is_ram_address(SpaprMachineState *spapr, hwaddr addr); 600 void push_sregs_to_kvm_pr(SpaprMachineState *spapr); 601 602 /* Virtual Processor Area structure constants */ 603 #define VPA_MIN_SIZE 640 604 #define VPA_SIZE_OFFSET 0x4 605 #define VPA_SHARED_PROC_OFFSET 0x9 606 #define VPA_SHARED_PROC_VAL 0x2 607 #define VPA_DISPATCH_COUNTER 0x100 608 609 /* ibm,set-eeh-option */ 610 #define RTAS_EEH_DISABLE 0 611 #define RTAS_EEH_ENABLE 1 612 #define RTAS_EEH_THAW_IO 2 613 #define RTAS_EEH_THAW_DMA 3 614 615 /* ibm,get-config-addr-info2 */ 616 #define RTAS_GET_PE_ADDR 0 617 #define RTAS_GET_PE_MODE 1 618 #define RTAS_PE_MODE_NONE 0 619 #define RTAS_PE_MODE_NOT_SHARED 1 620 #define RTAS_PE_MODE_SHARED 2 621 622 /* ibm,read-slot-reset-state2 */ 623 #define RTAS_EEH_PE_STATE_NORMAL 0 624 #define RTAS_EEH_PE_STATE_RESET 1 625 #define RTAS_EEH_PE_STATE_STOPPED_IO_DMA 2 626 #define RTAS_EEH_PE_STATE_STOPPED_DMA 4 627 #define RTAS_EEH_PE_STATE_UNAVAIL 5 628 #define RTAS_EEH_NOT_SUPPORT 0 629 #define RTAS_EEH_SUPPORT 1 630 #define RTAS_EEH_PE_UNAVAIL_INFO 1000 631 #define RTAS_EEH_PE_RECOVER_INFO 0 632 633 /* ibm,set-slot-reset */ 634 #define RTAS_SLOT_RESET_DEACTIVATE 0 635 #define RTAS_SLOT_RESET_HOT 1 636 #define RTAS_SLOT_RESET_FUNDAMENTAL 3 637 638 /* ibm,slot-error-detail */ 639 #define RTAS_SLOT_TEMP_ERR_LOG 1 640 #define RTAS_SLOT_PERM_ERR_LOG 2 641 642 /* RTAS return codes */ 643 #define RTAS_OUT_SUCCESS 0 644 #define RTAS_OUT_NO_ERRORS_FOUND 1 645 #define RTAS_OUT_HW_ERROR -1 646 #define RTAS_OUT_BUSY -2 647 #define RTAS_OUT_PARAM_ERROR -3 648 #define RTAS_OUT_NOT_SUPPORTED -3 649 #define RTAS_OUT_NO_SUCH_INDICATOR -3 650 #define RTAS_OUT_NOT_AUTHORIZED -9002 651 #define RTAS_OUT_SYSPARM_PARAM_ERROR -9999 652 653 /* DDW pagesize mask values from ibm,query-pe-dma-window */ 654 #define RTAS_DDW_PGSIZE_4K 0x01 655 #define RTAS_DDW_PGSIZE_64K 0x02 656 #define RTAS_DDW_PGSIZE_16M 0x04 657 #define RTAS_DDW_PGSIZE_32M 0x08 658 #define RTAS_DDW_PGSIZE_64M 0x10 659 #define RTAS_DDW_PGSIZE_128M 0x20 660 #define RTAS_DDW_PGSIZE_256M 0x40 661 #define RTAS_DDW_PGSIZE_16G 0x80 662 663 /* RTAS tokens */ 664 #define RTAS_TOKEN_BASE 0x2000 665 666 #define RTAS_DISPLAY_CHARACTER (RTAS_TOKEN_BASE + 0x00) 667 #define RTAS_GET_TIME_OF_DAY (RTAS_TOKEN_BASE + 0x01) 668 #define RTAS_SET_TIME_OF_DAY (RTAS_TOKEN_BASE + 0x02) 669 #define RTAS_POWER_OFF (RTAS_TOKEN_BASE + 0x03) 670 #define RTAS_SYSTEM_REBOOT (RTAS_TOKEN_BASE + 0x04) 671 #define RTAS_QUERY_CPU_STOPPED_STATE (RTAS_TOKEN_BASE + 0x05) 672 #define RTAS_START_CPU (RTAS_TOKEN_BASE + 0x06) 673 #define RTAS_STOP_SELF (RTAS_TOKEN_BASE + 0x07) 674 #define RTAS_IBM_GET_SYSTEM_PARAMETER (RTAS_TOKEN_BASE + 0x08) 675 #define RTAS_IBM_SET_SYSTEM_PARAMETER (RTAS_TOKEN_BASE + 0x09) 676 #define RTAS_IBM_SET_XIVE (RTAS_TOKEN_BASE + 0x0A) 677 #define RTAS_IBM_GET_XIVE (RTAS_TOKEN_BASE + 0x0B) 678 #define RTAS_IBM_INT_OFF (RTAS_TOKEN_BASE + 0x0C) 679 #define RTAS_IBM_INT_ON (RTAS_TOKEN_BASE + 0x0D) 680 #define RTAS_CHECK_EXCEPTION (RTAS_TOKEN_BASE + 0x0E) 681 #define RTAS_EVENT_SCAN (RTAS_TOKEN_BASE + 0x0F) 682 #define RTAS_IBM_SET_TCE_BYPASS (RTAS_TOKEN_BASE + 0x10) 683 #define RTAS_QUIESCE (RTAS_TOKEN_BASE + 0x11) 684 #define RTAS_NVRAM_FETCH (RTAS_TOKEN_BASE + 0x12) 685 #define RTAS_NVRAM_STORE (RTAS_TOKEN_BASE + 0x13) 686 #define RTAS_READ_PCI_CONFIG (RTAS_TOKEN_BASE + 0x14) 687 #define RTAS_WRITE_PCI_CONFIG (RTAS_TOKEN_BASE + 0x15) 688 #define RTAS_IBM_READ_PCI_CONFIG (RTAS_TOKEN_BASE + 0x16) 689 #define RTAS_IBM_WRITE_PCI_CONFIG (RTAS_TOKEN_BASE + 0x17) 690 #define RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER (RTAS_TOKEN_BASE + 0x18) 691 #define RTAS_IBM_CHANGE_MSI (RTAS_TOKEN_BASE + 0x19) 692 #define RTAS_SET_INDICATOR (RTAS_TOKEN_BASE + 0x1A) 693 #define RTAS_SET_POWER_LEVEL (RTAS_TOKEN_BASE + 0x1B) 694 #define RTAS_GET_POWER_LEVEL (RTAS_TOKEN_BASE + 0x1C) 695 #define RTAS_GET_SENSOR_STATE (RTAS_TOKEN_BASE + 0x1D) 696 #define RTAS_IBM_CONFIGURE_CONNECTOR (RTAS_TOKEN_BASE + 0x1E) 697 #define RTAS_IBM_OS_TERM (RTAS_TOKEN_BASE + 0x1F) 698 #define RTAS_IBM_SET_EEH_OPTION (RTAS_TOKEN_BASE + 0x20) 699 #define RTAS_IBM_GET_CONFIG_ADDR_INFO2 (RTAS_TOKEN_BASE + 0x21) 700 #define RTAS_IBM_READ_SLOT_RESET_STATE2 (RTAS_TOKEN_BASE + 0x22) 701 #define RTAS_IBM_SET_SLOT_RESET (RTAS_TOKEN_BASE + 0x23) 702 #define RTAS_IBM_CONFIGURE_PE (RTAS_TOKEN_BASE + 0x24) 703 #define RTAS_IBM_SLOT_ERROR_DETAIL (RTAS_TOKEN_BASE + 0x25) 704 #define RTAS_IBM_QUERY_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x26) 705 #define RTAS_IBM_CREATE_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x27) 706 #define RTAS_IBM_REMOVE_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x28) 707 #define RTAS_IBM_RESET_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x29) 708 #define RTAS_IBM_SUSPEND_ME (RTAS_TOKEN_BASE + 0x2A) 709 #define RTAS_IBM_NMI_REGISTER (RTAS_TOKEN_BASE + 0x2B) 710 #define RTAS_IBM_NMI_INTERLOCK (RTAS_TOKEN_BASE + 0x2C) 711 712 #define RTAS_TOKEN_MAX (RTAS_TOKEN_BASE + 0x2D) 713 714 /* RTAS ibm,get-system-parameter token values */ 715 #define RTAS_SYSPARM_SPLPAR_CHARACTERISTICS 20 716 #define RTAS_SYSPARM_DIAGNOSTICS_RUN_MODE 42 717 #define RTAS_SYSPARM_UUID 48 718 719 /* RTAS indicator/sensor types 720 * 721 * as defined by PAPR+ 2.7 7.3.5.4, Table 41 722 * 723 * NOTE: currently only DR-related sensors are implemented here 724 */ 725 #define RTAS_SENSOR_TYPE_ISOLATION_STATE 9001 726 #define RTAS_SENSOR_TYPE_DR 9002 727 #define RTAS_SENSOR_TYPE_ALLOCATION_STATE 9003 728 #define RTAS_SENSOR_TYPE_ENTITY_SENSE RTAS_SENSOR_TYPE_ALLOCATION_STATE 729 730 /* Possible values for the platform-processor-diagnostics-run-mode parameter 731 * of the RTAS ibm,get-system-parameter call. 732 */ 733 #define DIAGNOSTICS_RUN_MODE_DISABLED 0 734 #define DIAGNOSTICS_RUN_MODE_STAGGERED 1 735 #define DIAGNOSTICS_RUN_MODE_IMMEDIATE 2 736 #define DIAGNOSTICS_RUN_MODE_PERIODIC 3 737 738 static inline uint64_t ppc64_phys_to_real(uint64_t addr) 739 { 740 return addr & ~0xF000000000000000ULL; 741 } 742 743 static inline uint32_t rtas_ld(target_ulong phys, int n) 744 { 745 return ldl_be_phys(&address_space_memory, ppc64_phys_to_real(phys + 4*n)); 746 } 747 748 static inline uint64_t rtas_ldq(target_ulong phys, int n) 749 { 750 return (uint64_t)rtas_ld(phys, n) << 32 | rtas_ld(phys, n + 1); 751 } 752 753 static inline void rtas_st(target_ulong phys, int n, uint32_t val) 754 { 755 stl_be_phys(&address_space_memory, ppc64_phys_to_real(phys + 4*n), val); 756 } 757 758 typedef void (*spapr_rtas_fn)(PowerPCCPU *cpu, SpaprMachineState *sm, 759 uint32_t token, 760 uint32_t nargs, target_ulong args, 761 uint32_t nret, target_ulong rets); 762 void spapr_rtas_register(int token, const char *name, spapr_rtas_fn fn); 763 target_ulong spapr_rtas_call(PowerPCCPU *cpu, SpaprMachineState *sm, 764 uint32_t token, uint32_t nargs, target_ulong args, 765 uint32_t nret, target_ulong rets); 766 void spapr_dt_rtas_tokens(void *fdt, int rtas); 767 void spapr_load_rtas(SpaprMachineState *spapr, void *fdt, hwaddr addr); 768 769 #define SPAPR_TCE_PAGE_SHIFT 12 770 #define SPAPR_TCE_PAGE_SIZE (1ULL << SPAPR_TCE_PAGE_SHIFT) 771 #define SPAPR_TCE_PAGE_MASK (SPAPR_TCE_PAGE_SIZE - 1) 772 773 #define SPAPR_VIO_BASE_LIOBN 0x00000000 774 #define SPAPR_VIO_LIOBN(reg) (0x00000000 | (reg)) 775 #define SPAPR_PCI_LIOBN(phb_index, window_num) \ 776 (0x80000000 | ((phb_index) << 8) | (window_num)) 777 #define SPAPR_IS_PCI_LIOBN(liobn) (!!((liobn) & 0x80000000)) 778 #define SPAPR_PCI_DMA_WINDOW_NUM(liobn) ((liobn) & 0xff) 779 780 #define RTAS_MIN_SIZE 20 /* hv_rtas_size in SLOF */ 781 #define RTAS_ERROR_LOG_MAX 2048 782 783 /* Offset from rtas-base where error log is placed */ 784 #define RTAS_ERROR_LOG_OFFSET 0x30 785 786 #define RTAS_EVENT_SCAN_RATE 1 787 788 /* This helper should be used to encode interrupt specifiers when the related 789 * "interrupt-controller" node has its "#interrupt-cells" property set to 2 (ie, 790 * VIO devices, RTAS event sources and PHBs). 791 */ 792 static inline void spapr_dt_irq(uint32_t *intspec, int irq, bool is_lsi) 793 { 794 intspec[0] = cpu_to_be32(irq); 795 intspec[1] = is_lsi ? cpu_to_be32(1) : 0; 796 } 797 798 799 #define TYPE_SPAPR_TCE_TABLE "spapr-tce-table" 800 OBJECT_DECLARE_SIMPLE_TYPE(SpaprTceTable, SPAPR_TCE_TABLE) 801 802 #define TYPE_SPAPR_IOMMU_MEMORY_REGION "spapr-iommu-memory-region" 803 DECLARE_INSTANCE_CHECKER(IOMMUMemoryRegion, SPAPR_IOMMU_MEMORY_REGION, 804 TYPE_SPAPR_IOMMU_MEMORY_REGION) 805 806 struct SpaprTceTable { 807 DeviceState parent; 808 uint32_t liobn; 809 uint32_t nb_table; 810 uint64_t bus_offset; 811 uint32_t page_shift; 812 uint64_t *table; 813 uint32_t mig_nb_table; 814 uint64_t *mig_table; 815 bool bypass; 816 bool need_vfio; 817 bool skipping_replay; 818 int fd; 819 MemoryRegion root; 820 IOMMUMemoryRegion iommu; 821 struct SpaprVioDevice *vdev; /* for @bypass migration compatibility only */ 822 QLIST_ENTRY(SpaprTceTable) list; 823 }; 824 825 SpaprTceTable *spapr_tce_find_by_liobn(target_ulong liobn); 826 827 struct SpaprEventLogEntry { 828 uint32_t summary; 829 uint32_t extended_length; 830 void *extended_log; 831 QTAILQ_ENTRY(SpaprEventLogEntry) next; 832 }; 833 834 void *spapr_build_fdt(SpaprMachineState *spapr, bool reset, size_t space); 835 void spapr_events_init(SpaprMachineState *sm); 836 void spapr_dt_events(SpaprMachineState *sm, void *fdt); 837 void close_htab_fd(SpaprMachineState *spapr); 838 void spapr_setup_hpt(SpaprMachineState *spapr); 839 void spapr_free_hpt(SpaprMachineState *spapr); 840 void spapr_check_mmu_mode(bool guest_radix); 841 SpaprTceTable *spapr_tce_new_table(DeviceState *owner, uint32_t liobn); 842 void spapr_tce_table_enable(SpaprTceTable *tcet, 843 uint32_t page_shift, uint64_t bus_offset, 844 uint32_t nb_table); 845 void spapr_tce_table_disable(SpaprTceTable *tcet); 846 void spapr_tce_set_need_vfio(SpaprTceTable *tcet, bool need_vfio); 847 848 MemoryRegion *spapr_tce_get_iommu(SpaprTceTable *tcet); 849 int spapr_dma_dt(void *fdt, int node_off, const char *propname, 850 uint32_t liobn, uint64_t window, uint32_t size); 851 int spapr_tcet_dma_dt(void *fdt, int node_off, const char *propname, 852 SpaprTceTable *tcet); 853 void spapr_pci_switch_vga(SpaprMachineState *spapr, bool big_endian); 854 void spapr_hotplug_req_add_by_index(SpaprDrc *drc); 855 void spapr_hotplug_req_remove_by_index(SpaprDrc *drc); 856 void spapr_hotplug_req_add_by_count(SpaprDrcType drc_type, 857 uint32_t count); 858 void spapr_hotplug_req_remove_by_count(SpaprDrcType drc_type, 859 uint32_t count); 860 void spapr_hotplug_req_add_by_count_indexed(SpaprDrcType drc_type, 861 uint32_t count, uint32_t index); 862 void spapr_hotplug_req_remove_by_count_indexed(SpaprDrcType drc_type, 863 uint32_t count, uint32_t index); 864 int spapr_hpt_shift_for_ramsize(uint64_t ramsize); 865 int spapr_reallocate_hpt(SpaprMachineState *spapr, int shift, Error **errp); 866 void spapr_clear_pending_events(SpaprMachineState *spapr); 867 void spapr_clear_pending_hotplug_events(SpaprMachineState *spapr); 868 void spapr_memory_unplug_rollback(SpaprMachineState *spapr, DeviceState *dev); 869 int spapr_max_server_number(SpaprMachineState *spapr); 870 void spapr_store_hpte(PowerPCCPU *cpu, hwaddr ptex, 871 uint64_t pte0, uint64_t pte1); 872 void spapr_mce_req_event(PowerPCCPU *cpu, bool recovered); 873 874 /* DRC callbacks. */ 875 void spapr_core_release(DeviceState *dev); 876 int spapr_core_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, 877 void *fdt, int *fdt_start_offset, Error **errp); 878 void spapr_lmb_release(DeviceState *dev); 879 int spapr_lmb_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, 880 void *fdt, int *fdt_start_offset, Error **errp); 881 void spapr_phb_release(DeviceState *dev); 882 int spapr_phb_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, 883 void *fdt, int *fdt_start_offset, Error **errp); 884 885 void spapr_rtc_read(SpaprRtcState *rtc, struct tm *tm, uint32_t *ns); 886 int spapr_rtc_import_offset(SpaprRtcState *rtc, int64_t legacy_offset); 887 888 #define TYPE_SPAPR_RNG "spapr-rng" 889 890 #define SPAPR_MEMORY_BLOCK_SIZE ((hwaddr)1 << 28) /* 256MB */ 891 892 /* 893 * This defines the maximum number of DIMM slots we can have for sPAPR 894 * guest. This is not defined by sPAPR but we are defining it to 32 slots 895 * based on default number of slots provided by PowerPC kernel. 896 */ 897 #define SPAPR_MAX_RAM_SLOTS 32 898 899 /* 1GB alignment for hotplug memory region */ 900 #define SPAPR_DEVICE_MEM_ALIGN (1 * GiB) 901 902 /* 903 * Number of 32 bit words in each LMB list entry in ibm,dynamic-memory 904 * property under ibm,dynamic-reconfiguration-memory node. 905 */ 906 #define SPAPR_DR_LMB_LIST_ENTRY_SIZE 6 907 908 /* 909 * Defines for flag value in ibm,dynamic-memory property under 910 * ibm,dynamic-reconfiguration-memory node. 911 */ 912 #define SPAPR_LMB_FLAGS_ASSIGNED 0x00000008 913 #define SPAPR_LMB_FLAGS_DRC_INVALID 0x00000020 914 #define SPAPR_LMB_FLAGS_RESERVED 0x00000080 915 #define SPAPR_LMB_FLAGS_HOTREMOVABLE 0x00000100 916 917 void spapr_do_system_reset_on_cpu(CPUState *cs, run_on_cpu_data arg); 918 919 #define HTAB_SIZE(spapr) (1ULL << ((spapr)->htab_shift)) 920 921 int spapr_get_vcpu_id(PowerPCCPU *cpu); 922 bool spapr_set_vcpu_id(PowerPCCPU *cpu, int cpu_index, Error **errp); 923 PowerPCCPU *spapr_find_cpu(int vcpu_id); 924 925 int spapr_caps_pre_load(void *opaque); 926 int spapr_caps_pre_save(void *opaque); 927 928 /* 929 * Handling of optional capabilities 930 */ 931 extern const VMStateDescription vmstate_spapr_cap_htm; 932 extern const VMStateDescription vmstate_spapr_cap_vsx; 933 extern const VMStateDescription vmstate_spapr_cap_dfp; 934 extern const VMStateDescription vmstate_spapr_cap_cfpc; 935 extern const VMStateDescription vmstate_spapr_cap_sbbc; 936 extern const VMStateDescription vmstate_spapr_cap_ibs; 937 extern const VMStateDescription vmstate_spapr_cap_hpt_maxpagesize; 938 extern const VMStateDescription vmstate_spapr_cap_nested_kvm_hv; 939 extern const VMStateDescription vmstate_spapr_cap_large_decr; 940 extern const VMStateDescription vmstate_spapr_cap_ccf_assist; 941 extern const VMStateDescription vmstate_spapr_cap_fwnmi; 942 943 static inline uint8_t spapr_get_cap(SpaprMachineState *spapr, int cap) 944 { 945 return spapr->eff.caps[cap]; 946 } 947 948 void spapr_caps_init(SpaprMachineState *spapr); 949 void spapr_caps_apply(SpaprMachineState *spapr); 950 void spapr_caps_cpu_apply(SpaprMachineState *spapr, PowerPCCPU *cpu); 951 void spapr_caps_add_properties(SpaprMachineClass *smc); 952 int spapr_caps_post_migration(SpaprMachineState *spapr); 953 954 bool spapr_check_pagesize(SpaprMachineState *spapr, hwaddr pagesize, 955 Error **errp); 956 /* 957 * XIVE definitions 958 */ 959 #define SPAPR_OV5_XIVE_LEGACY 0x0 960 #define SPAPR_OV5_XIVE_EXPLOIT 0x40 961 #define SPAPR_OV5_XIVE_BOTH 0x80 /* Only to advertise on the platform */ 962 963 void spapr_set_all_lpcrs(target_ulong value, target_ulong mask); 964 hwaddr spapr_get_rtas_addr(void); 965 bool spapr_memory_hot_unplug_supported(SpaprMachineState *spapr); 966 967 void spapr_vof_reset(SpaprMachineState *spapr, void *fdt, Error **errp); 968 void spapr_vof_quiesce(MachineState *ms); 969 bool spapr_vof_setprop(MachineState *ms, const char *path, const char *propname, 970 void *val, int vallen); 971 target_ulong spapr_h_vof_client(PowerPCCPU *cpu, SpaprMachineState *spapr, 972 target_ulong opcode, target_ulong *args); 973 target_ulong spapr_vof_client_architecture_support(MachineState *ms, 974 CPUState *cs, 975 target_ulong ovec_addr); 976 void spapr_vof_client_dt_finalize(SpaprMachineState *spapr, void *fdt); 977 978 #endif /* HW_SPAPR_H */ 979