1 /* 2 * ASPEED System Control Unit 3 * 4 * Andrew Jeffery <andrew@aj.id.au> 5 * 6 * Copyright 2016 IBM Corp. 7 * 8 * This code is licensed under the GPL version 2 or later. See 9 * the COPYING file in the top-level directory. 10 */ 11 #ifndef ASPEED_SCU_H 12 #define ASPEED_SCU_H 13 14 #include "hw/sysbus.h" 15 #include "qom/object.h" 16 17 #define TYPE_ASPEED_SCU "aspeed.scu" 18 OBJECT_DECLARE_TYPE(AspeedSCUState, AspeedSCUClass, ASPEED_SCU) 19 #define TYPE_ASPEED_2400_SCU TYPE_ASPEED_SCU "-ast2400" 20 #define TYPE_ASPEED_2500_SCU TYPE_ASPEED_SCU "-ast2500" 21 #define TYPE_ASPEED_2600_SCU TYPE_ASPEED_SCU "-ast2600" 22 23 #define ASPEED_SCU_NR_REGS (0x1A8 >> 2) 24 #define ASPEED_AST2600_SCU_NR_REGS (0xE20 >> 2) 25 26 struct AspeedSCUState { 27 /*< private >*/ 28 SysBusDevice parent_obj; 29 30 /*< public >*/ 31 MemoryRegion iomem; 32 33 uint32_t regs[ASPEED_AST2600_SCU_NR_REGS]; 34 uint32_t silicon_rev; 35 uint32_t hw_strap1; 36 uint32_t hw_strap2; 37 uint32_t hw_prot_key; 38 }; 39 40 #define AST2400_A0_SILICON_REV 0x02000303U 41 #define AST2400_A1_SILICON_REV 0x02010303U 42 #define AST2500_A0_SILICON_REV 0x04000303U 43 #define AST2500_A1_SILICON_REV 0x04010303U 44 #define AST2600_A0_SILICON_REV 0x05000303U 45 #define AST2600_A1_SILICON_REV 0x05010303U 46 #define AST2600_A2_SILICON_REV 0x05020303U 47 #define AST2600_A3_SILICON_REV 0x05030303U 48 49 #define ASPEED_IS_AST2500(si_rev) ((((si_rev) >> 24) & 0xff) == 0x04) 50 51 extern bool is_supported_silicon_rev(uint32_t silicon_rev); 52 53 54 struct AspeedSCUClass { 55 SysBusDeviceClass parent_class; 56 57 const uint32_t *resets; 58 uint32_t (*calc_hpll)(AspeedSCUState *s, uint32_t hpll_reg); 59 uint32_t (*get_apb)(AspeedSCUState *s); 60 uint32_t apb_divider; 61 uint32_t nr_regs; 62 bool clkin_25Mhz; 63 const MemoryRegionOps *ops; 64 }; 65 66 #define ASPEED_SCU_PROT_KEY 0x1688A8A8 67 68 uint32_t aspeed_scu_get_apb_freq(AspeedSCUState *s); 69 70 /* 71 * Extracted from Aspeed SDK v00.03.21. Fixes and extra definitions 72 * were added. 73 * 74 * Original header file : 75 * arch/arm/mach-aspeed/include/mach/regs-scu.h 76 * 77 * Copyright (C) 2012-2020 ASPEED Technology Inc. 78 * 79 * This program is free software; you can redistribute it and/or modify 80 * it under the terms of the GNU General Public License version 2 as 81 * published by the Free Software Foundation. 82 * 83 * History : 84 * 1. 2012/12/29 Ryan Chen Create 85 */ 86 87 /* SCU08 Clock Selection Register 88 * 89 * 31 Enable Video Engine clock dynamic slow down 90 * 30:28 Video Engine clock slow down setting 91 * 27 2D Engine GCLK clock source selection 92 * 26 2D Engine GCLK clock throttling enable 93 * 25:23 APB PCLK divider selection 94 * 22:20 LPC Host LHCLK divider selection 95 * 19 LPC Host LHCLK clock generation/output enable control 96 * 18:16 MAC AHB bus clock divider selection 97 * 15 SD/SDIO clock running enable 98 * 14:12 SD/SDIO divider selection 99 * 11 Reserved 100 * 10:8 Video port output clock delay control bit 101 * 7 ARM CPU/AHB clock slow down enable 102 * 6:4 ARM CPU/AHB clock slow down setting 103 * 3:2 ECLK clock source selection 104 * 1 CPU/AHB clock slow down idle timer 105 * 0 CPU/AHB clock dynamic slow down enable (defined in bit[6:4]) 106 */ 107 #define SCU_CLK_GET_PCLK_DIV(x) (((x) >> 23) & 0x7) 108 109 /* SCU24 H-PLL Parameter Register (for Aspeed AST2400 SOC) 110 * 111 * 18 H-PLL parameter selection 112 * 0: Select H-PLL by strapping resistors 113 * 1: Select H-PLL by the programmed registers (SCU24[17:0]) 114 * 17 Enable H-PLL bypass mode 115 * 16 Turn off H-PLL 116 * 10:5 H-PLL Numerator 117 * 4 H-PLL Output Divider 118 * 3:0 H-PLL Denumerator 119 * 120 * (Output frequency) = 24MHz * (2-OD) * [(Numerator+2) / (Denumerator+1)] 121 */ 122 123 #define SCU_AST2400_H_PLL_PROGRAMMED (0x1 << 18) 124 #define SCU_AST2400_H_PLL_BYPASS_EN (0x1 << 17) 125 #define SCU_AST2400_H_PLL_OFF (0x1 << 16) 126 127 /* SCU24 H-PLL Parameter Register (for Aspeed AST2500 SOC) 128 * 129 * 21 Enable H-PLL reset 130 * 20 Enable H-PLL bypass mode 131 * 19 Turn off H-PLL 132 * 18:13 H-PLL Post Divider 133 * 12:5 H-PLL Numerator (M) 134 * 4:0 H-PLL Denumerator (N) 135 * 136 * (Output frequency) = CLKIN(24MHz) * [(M+1) / (N+1)] / (P+1) 137 * 138 * The default frequency is 792Mhz when CLKIN = 24MHz 139 */ 140 141 #define SCU_H_PLL_BYPASS_EN (0x1 << 20) 142 #define SCU_H_PLL_OFF (0x1 << 19) 143 144 /* SCU70 Hardware Strapping Register definition (for Aspeed AST2400 SOC) 145 * 146 * 31:29 Software defined strapping registers 147 * 28:27 DRAM size setting (for VGA driver use) 148 * 26:24 DRAM configuration setting 149 * 23 Enable 25 MHz reference clock input 150 * 22 Enable GPIOE pass-through mode 151 * 21 Enable GPIOD pass-through mode 152 * 20 Disable LPC to decode SuperIO 0x2E/0x4E address 153 * 19 Disable ACPI function 154 * 23,18 Clock source selection 155 * 17 Enable BMC 2nd boot watchdog timer 156 * 16 SuperIO configuration address selection 157 * 15 VGA Class Code selection 158 * 14 Enable LPC dedicated reset pin function 159 * 13:12 SPI mode selection 160 * 11:10 CPU/AHB clock frequency ratio selection 161 * 9:8 H-PLL default clock frequency selection 162 * 7 Define MAC#2 interface 163 * 6 Define MAC#1 interface 164 * 5 Enable VGA BIOS ROM 165 * 4 Boot flash memory extended option 166 * 3:2 VGA memory size selection 167 * 1:0 BMC CPU boot code selection 168 */ 169 #define SCU_AST2400_HW_STRAP_SW_DEFINE(x) ((x) << 29) 170 #define SCU_AST2400_HW_STRAP_SW_DEFINE_MASK (0x7 << 29) 171 172 #define SCU_AST2400_HW_STRAP_DRAM_SIZE(x) ((x) << 27) 173 #define SCU_AST2400_HW_STRAP_DRAM_SIZE_MASK (0x3 << 27) 174 #define DRAM_SIZE_64MB 0 175 #define DRAM_SIZE_128MB 1 176 #define DRAM_SIZE_256MB 2 177 #define DRAM_SIZE_512MB 3 178 179 #define SCU_AST2400_HW_STRAP_DRAM_CONFIG(x) ((x) << 24) 180 #define SCU_AST2400_HW_STRAP_DRAM_CONFIG_MASK (0x7 << 24) 181 182 #define SCU_HW_STRAP_GPIOE_PT_EN (0x1 << 22) 183 #define SCU_HW_STRAP_GPIOD_PT_EN (0x1 << 21) 184 #define SCU_HW_STRAP_LPC_DEC_SUPER_IO (0x1 << 20) 185 #define SCU_AST2400_HW_STRAP_ACPI_DIS (0x1 << 19) 186 187 /* bit 23, 18 [1,0] */ 188 #define SCU_AST2400_HW_STRAP_SET_CLK_SOURCE(x) (((((x) & 0x3) >> 1) << 23) \ 189 | (((x) & 0x1) << 18)) 190 #define SCU_AST2400_HW_STRAP_GET_CLK_SOURCE(x) (((((x) >> 23) & 0x1) << 1) \ 191 | (((x) >> 18) & 0x1)) 192 #define SCU_AST2400_HW_STRAP_CLK_SOURCE_MASK ((0x1 << 23) | (0x1 << 18)) 193 #define SCU_HW_STRAP_CLK_25M_IN (0x1 << 23) 194 #define AST2400_CLK_24M_IN 0 195 #define AST2400_CLK_48M_IN 1 196 #define AST2400_CLK_25M_IN_24M_USB_CKI 2 197 #define AST2400_CLK_25M_IN_48M_USB_CKI 3 198 199 #define SCU_HW_STRAP_CLK_48M_IN (0x1 << 18) 200 #define SCU_HW_STRAP_2ND_BOOT_WDT (0x1 << 17) 201 #define SCU_HW_STRAP_SUPER_IO_CONFIG (0x1 << 16) 202 #define SCU_HW_STRAP_VGA_CLASS_CODE (0x1 << 15) 203 #define SCU_HW_STRAP_LPC_RESET_PIN (0x1 << 14) 204 205 #define SCU_HW_STRAP_SPI_MODE(x) ((x) << 12) 206 #define SCU_HW_STRAP_SPI_MODE_MASK (0x3 << 12) 207 #define SCU_HW_STRAP_SPI_DIS 0 208 #define SCU_HW_STRAP_SPI_MASTER 1 209 #define SCU_HW_STRAP_SPI_M_S_EN 2 210 #define SCU_HW_STRAP_SPI_PASS_THROUGH 3 211 212 #define SCU_AST2400_HW_STRAP_SET_CPU_AHB_RATIO(x) ((x) << 10) 213 #define SCU_AST2400_HW_STRAP_GET_CPU_AHB_RATIO(x) (((x) >> 10) & 3) 214 #define SCU_AST2400_HW_STRAP_CPU_AHB_RATIO_MASK (0x3 << 10) 215 #define AST2400_CPU_AHB_RATIO_1_1 0 216 #define AST2400_CPU_AHB_RATIO_2_1 1 217 #define AST2400_CPU_AHB_RATIO_4_1 2 218 #define AST2400_CPU_AHB_RATIO_3_1 3 219 220 #define SCU_AST2400_HW_STRAP_GET_H_PLL_CLK(x) (((x) >> 8) & 0x3) 221 #define SCU_AST2400_HW_STRAP_H_PLL_CLK_MASK (0x3 << 8) 222 #define AST2400_CPU_384MHZ 0 223 #define AST2400_CPU_360MHZ 1 224 #define AST2400_CPU_336MHZ 2 225 #define AST2400_CPU_408MHZ 3 226 227 #define SCU_HW_STRAP_MAC1_RGMII (0x1 << 7) 228 #define SCU_HW_STRAP_MAC0_RGMII (0x1 << 6) 229 #define SCU_HW_STRAP_VGA_BIOS_ROM (0x1 << 5) 230 #define SCU_HW_STRAP_SPI_WIDTH (0x1 << 4) 231 232 #define SCU_HW_STRAP_VGA_SIZE_GET(x) (((x) >> 2) & 0x3) 233 #define SCU_HW_STRAP_VGA_MASK (0x3 << 2) 234 #define SCU_HW_STRAP_VGA_SIZE_SET(x) ((x) << 2) 235 #define VGA_8M_DRAM 0 236 #define VGA_16M_DRAM 1 237 #define VGA_32M_DRAM 2 238 #define VGA_64M_DRAM 3 239 240 #define SCU_AST2400_HW_STRAP_BOOT_MODE(x) (x) 241 #define AST2400_NOR_BOOT 0 242 #define AST2400_NAND_BOOT 1 243 #define AST2400_SPI_BOOT 2 244 #define AST2400_DIS_BOOT 3 245 246 /* 247 * SCU70 Hardware strapping register definition (for Aspeed AST2500 248 * SoC and higher) 249 * 250 * 31 Enable SPI Flash Strap Auto Fetch Mode 251 * 30 Enable GPIO Strap Mode 252 * 29 Select UART Debug Port 253 * 28 Reserved (1) 254 * 27 Enable fast reset mode for ARM ICE debugger 255 * 26 Enable eSPI flash mode 256 * 25 Enable eSPI mode 257 * 24 Select DDR4 SDRAM 258 * 23 Select 25 MHz reference clock input mode 259 * 22 Enable GPIOE pass-through mode 260 * 21 Enable GPIOD pass-through mode 261 * 20 Disable LPC to decode SuperIO 0x2E/0x4E address 262 * 19 Enable ACPI function 263 * 18 Select USBCKI input frequency 264 * 17 Enable BMC 2nd boot watchdog timer 265 * 16 SuperIO configuration address selection 266 * 15 VGA Class Code selection 267 * 14 Select dedicated LPC reset input 268 * 13:12 SPI mode selection 269 * 11:9 AXI/AHB clock frequency ratio selection 270 * 8 Reserved (0) 271 * 7 Define MAC#2 interface 272 * 6 Define MAC#1 interface 273 * 5 Enable dedicated VGA BIOS ROM 274 * 4 Reserved (0) 275 * 3:2 VGA memory size selection 276 * 1 Reserved (1) 277 * 0 Disable CPU boot 278 */ 279 #define SCU_AST2500_HW_STRAP_SPI_AUTOFETCH_ENABLE (0x1 << 31) 280 #define SCU_AST2500_HW_STRAP_GPIO_STRAP_ENABLE (0x1 << 30) 281 #define SCU_AST2500_HW_STRAP_UART_DEBUG (0x1 << 29) 282 #define UART_DEBUG_UART1 0 283 #define UART_DEBUG_UART5 1 284 #define SCU_AST2500_HW_STRAP_RESERVED28 (0x1 << 28) 285 286 #define SCU_AST2500_HW_STRAP_FAST_RESET_DBG (0x1 << 27) 287 #define SCU_AST2500_HW_STRAP_ESPI_FLASH_ENABLE (0x1 << 26) 288 #define SCU_AST2500_HW_STRAP_ESPI_ENABLE (0x1 << 25) 289 #define SCU_AST2500_HW_STRAP_DDR4_ENABLE (0x1 << 24) 290 #define SCU_AST2500_HW_STRAP_25HZ_CLOCK_MODE (0x1 << 23) 291 292 #define SCU_AST2500_HW_STRAP_ACPI_ENABLE (0x1 << 19) 293 #define SCU_AST2500_HW_STRAP_USBCKI_FREQ (0x1 << 18) 294 #define USBCKI_FREQ_24MHZ 0 295 #define USBCKI_FREQ_28MHZ 1 296 297 #define SCU_AST2500_HW_STRAP_SET_AXI_AHB_RATIO(x) ((x) << 9) 298 #define SCU_AST2500_HW_STRAP_GET_AXI_AHB_RATIO(x) (((x) >> 9) & 7) 299 #define SCU_AST2500_HW_STRAP_CPU_AXI_RATIO_MASK (0x7 << 9) 300 #define AXI_AHB_RATIO_UNDEFINED 0 301 #define AXI_AHB_RATIO_2_1 1 302 #define AXI_AHB_RATIO_3_1 2 303 #define AXI_AHB_RATIO_4_1 3 304 #define AXI_AHB_RATIO_5_1 4 305 #define AXI_AHB_RATIO_6_1 5 306 #define AXI_AHB_RATIO_7_1 6 307 #define AXI_AHB_RATIO_8_1 7 308 309 #define SCU_AST2500_HW_STRAP_RESERVED1 (0x1 << 1) 310 #define SCU_AST2500_HW_STRAP_DIS_BOOT (0x1 << 0) 311 312 #define AST2500_HW_STRAP1_DEFAULTS ( \ 313 SCU_AST2500_HW_STRAP_RESERVED28 | \ 314 SCU_HW_STRAP_2ND_BOOT_WDT | \ 315 SCU_HW_STRAP_VGA_CLASS_CODE | \ 316 SCU_HW_STRAP_LPC_RESET_PIN | \ 317 SCU_AST2500_HW_STRAP_SET_AXI_AHB_RATIO(AXI_AHB_RATIO_2_1) | \ 318 SCU_HW_STRAP_VGA_SIZE_SET(VGA_16M_DRAM) | \ 319 SCU_AST2500_HW_STRAP_RESERVED1) 320 321 /* 322 * SCU200 H-PLL Parameter Register (for Aspeed AST2600 SOC) 323 * 324 * 28:26 H-PLL Parameters 325 * 25 Enable H-PLL reset 326 * 24 Enable H-PLL bypass mode 327 * 23 Turn off H-PLL 328 * 22:19 H-PLL Post Divider (P) 329 * 18:13 H-PLL Numerator (M) 330 * 12:0 H-PLL Denumerator (N) 331 * 332 * (Output frequency) = CLKIN(25MHz) * [(M+1) / (N+1)] / (P+1) 333 * 334 * The default frequency is 1200Mhz when CLKIN = 25MHz 335 */ 336 #define SCU_AST2600_H_PLL_BYPASS_EN (0x1 << 24) 337 #define SCU_AST2600_H_PLL_OFF (0x1 << 23) 338 339 #endif /* ASPEED_SCU_H */ 340