xref: /qemu/include/hw/arm/aspeed_soc.h (revision ff90606f9ae5efd78f2ae98f31207c735e8580a5)
143e3346eSAndrew Jeffery /*
2*ff90606fSCédric Le Goater  * ASPEED SoC family
343e3346eSAndrew Jeffery  *
443e3346eSAndrew Jeffery  * Andrew Jeffery <andrew@aj.id.au>
543e3346eSAndrew Jeffery  *
643e3346eSAndrew Jeffery  * Copyright 2016 IBM Corp.
743e3346eSAndrew Jeffery  *
843e3346eSAndrew Jeffery  * This code is licensed under the GPL version 2 or later.  See
943e3346eSAndrew Jeffery  * the COPYING file in the top-level directory.
1043e3346eSAndrew Jeffery  */
1143e3346eSAndrew Jeffery 
12*ff90606fSCédric Le Goater #ifndef ASPEED_SOC_H
13*ff90606fSCédric Le Goater #define ASPEED_SOC_H
1443e3346eSAndrew Jeffery 
1543e3346eSAndrew Jeffery #include "hw/arm/arm.h"
1643e3346eSAndrew Jeffery #include "hw/intc/aspeed_vic.h"
17334973bbSAndrew Jeffery #include "hw/misc/aspeed_scu.h"
18c2da8a8bSCédric Le Goater #include "hw/misc/aspeed_sdmc.h"
1943e3346eSAndrew Jeffery #include "hw/timer/aspeed_timer.h"
2016020011SCédric Le Goater #include "hw/i2c/aspeed_i2c.h"
217c1c69bcSCédric Le Goater #include "hw/ssi/aspeed_smc.h"
2243e3346eSAndrew Jeffery 
23*ff90606fSCédric Le Goater typedef struct AspeedSoCState {
2443e3346eSAndrew Jeffery     /*< private >*/
2543e3346eSAndrew Jeffery     DeviceState parent;
2643e3346eSAndrew Jeffery 
2743e3346eSAndrew Jeffery     /*< public >*/
2843e3346eSAndrew Jeffery     ARMCPU *cpu;
2943e3346eSAndrew Jeffery     MemoryRegion iomem;
3043e3346eSAndrew Jeffery     AspeedVICState vic;
3143e3346eSAndrew Jeffery     AspeedTimerCtrlState timerctrl;
3216020011SCédric Le Goater     AspeedI2CState i2c;
33334973bbSAndrew Jeffery     AspeedSCUState scu;
347c1c69bcSCédric Le Goater     AspeedSMCState smc;
357c1c69bcSCédric Le Goater     AspeedSMCState spi;
36c2da8a8bSCédric Le Goater     AspeedSDMCState sdmc;
37*ff90606fSCédric Le Goater } AspeedSoCState;
3843e3346eSAndrew Jeffery 
39*ff90606fSCédric Le Goater #define TYPE_ASPEED_SOC "aspeed-soc"
40*ff90606fSCédric Le Goater #define ASPEED_SOC(obj) OBJECT_CHECK(AspeedSoCState, (obj), TYPE_ASPEED_SOC)
4143e3346eSAndrew Jeffery 
4243e3346eSAndrew Jeffery #define AST2400_SDRAM_BASE       0x40000000
4343e3346eSAndrew Jeffery 
44*ff90606fSCédric Le Goater #endif /* ASPEED_SOC_H */
45