1 /* 2 * QEMU Sun4u/Sun4v System Emulator 3 * 4 * Copyright (c) 2005 Fabrice Bellard 5 * 6 * Permission is hereby granted, free of charge, to any person obtaining a copy 7 * of this software and associated documentation files (the "Software"), to deal 8 * in the Software without restriction, including without limitation the rights 9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell 10 * copies of the Software, and to permit persons to whom the Software is 11 * furnished to do so, subject to the following conditions: 12 * 13 * The above copyright notice and this permission notice shall be included in 14 * all copies or substantial portions of the Software. 15 * 16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 22 * THE SOFTWARE. 23 */ 24 25 #include "qemu/osdep.h" 26 #include "qemu/units.h" 27 #include "qemu/error-report.h" 28 #include "qapi/error.h" 29 #include "qemu/datadir.h" 30 #include "cpu.h" 31 #include "hw/irq.h" 32 #include "hw/pci/pci.h" 33 #include "hw/pci/pci_bridge.h" 34 #include "hw/pci/pci_host.h" 35 #include "hw/qdev-properties.h" 36 #include "hw/pci-host/sabre.h" 37 #include "hw/char/serial-isa.h" 38 #include "hw/char/serial-mm.h" 39 #include "hw/char/parallel-isa.h" 40 #include "hw/rtc/m48t59.h" 41 #include "migration/vmstate.h" 42 #include "hw/input/i8042.h" 43 #include "hw/block/fdc.h" 44 #include "net/net.h" 45 #include "qemu/timer.h" 46 #include "system/runstate.h" 47 #include "system/system.h" 48 #include "hw/boards.h" 49 #include "hw/nvram/sun_nvram.h" 50 #include "hw/nvram/chrp_nvram.h" 51 #include "hw/sparc/sparc64.h" 52 #include "hw/nvram/fw_cfg.h" 53 #include "hw/sysbus.h" 54 #include "hw/ide/pci.h" 55 #include "hw/loader.h" 56 #include "hw/fw-path-provider.h" 57 #include "elf.h" 58 #include "trace.h" 59 #include "qom/object.h" 60 61 #define KERNEL_LOAD_ADDR 0x00404000 62 #define CMDLINE_ADDR 0x003ff000 63 #define PROM_SIZE_MAX (4 * MiB) 64 #define PROM_VADDR 0x000ffd00000ULL 65 #define PBM_SPECIAL_BASE 0x1fe00000000ULL 66 #define PBM_MEM_BASE 0x1ff00000000ULL 67 #define PBM_PCI_IO_BASE (PBM_SPECIAL_BASE + 0x02000000ULL) 68 #define PROM_FILENAME "openbios-sparc64" 69 #define NVRAM_SIZE 0x2000 70 #define BIOS_CFG_IOPORT 0x510 71 #define FW_CFG_SPARC64_WIDTH (FW_CFG_ARCH_LOCAL + 0x00) 72 #define FW_CFG_SPARC64_HEIGHT (FW_CFG_ARCH_LOCAL + 0x01) 73 #define FW_CFG_SPARC64_DEPTH (FW_CFG_ARCH_LOCAL + 0x02) 74 75 #define IVEC_MAX 0x40 76 77 struct hwdef { 78 uint16_t machine_id; 79 uint64_t prom_addr; 80 uint64_t console_serial_base; 81 }; 82 83 struct EbusState { 84 /*< private >*/ 85 PCIDevice parent_obj; 86 87 ISABus *isa_bus; 88 qemu_irq *isa_irqs_in; 89 qemu_irq isa_irqs_out[ISA_NUM_IRQS]; 90 uint64_t console_serial_base; 91 MemoryRegion bar0; 92 MemoryRegion bar1; 93 }; 94 95 #define TYPE_EBUS "ebus" 96 OBJECT_DECLARE_SIMPLE_TYPE(EbusState, EBUS) 97 98 const char *fw_cfg_arch_key_name(uint16_t key) 99 { 100 static const struct { 101 uint16_t key; 102 const char *name; 103 } fw_cfg_arch_wellknown_keys[] = { 104 {FW_CFG_SPARC64_WIDTH, "width"}, 105 {FW_CFG_SPARC64_HEIGHT, "height"}, 106 {FW_CFG_SPARC64_DEPTH, "depth"}, 107 }; 108 109 for (size_t i = 0; i < ARRAY_SIZE(fw_cfg_arch_wellknown_keys); i++) { 110 if (fw_cfg_arch_wellknown_keys[i].key == key) { 111 return fw_cfg_arch_wellknown_keys[i].name; 112 } 113 } 114 return NULL; 115 } 116 117 static void fw_cfg_boot_set(void *opaque, const char *boot_device, 118 Error **errp) 119 { 120 fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]); 121 } 122 123 static int sun4u_NVRAM_set_params(Nvram *nvram, uint16_t NVRAM_size, 124 const char *arch, ram_addr_t RAM_size, 125 const char *boot_devices, 126 uint32_t kernel_image, uint32_t kernel_size, 127 const char *cmdline, 128 uint32_t initrd_image, uint32_t initrd_size, 129 uint32_t NVRAM_image, 130 int width, int height, int depth, 131 const uint8_t *macaddr) 132 { 133 unsigned int i; 134 int sysp_end; 135 uint8_t image[0x1ff0]; 136 NvramClass *k = NVRAM_GET_CLASS(nvram); 137 138 memset(image, '\0', sizeof(image)); 139 140 /* OpenBIOS nvram variables partition */ 141 sysp_end = chrp_nvram_create_system_partition(image, 0, 0x1fd0); 142 143 /* Free space partition */ 144 chrp_nvram_create_free_partition(&image[sysp_end], 0x1fd0 - sysp_end); 145 146 Sun_init_header((struct Sun_nvram *)&image[0x1fd8], macaddr, 0x80); 147 148 for (i = 0; i < sizeof(image); i++) { 149 (k->write)(nvram, i, image[i]); 150 } 151 152 return 0; 153 } 154 155 static uint64_t sun4u_load_kernel(const char *kernel_filename, 156 const char *initrd_filename, 157 ram_addr_t RAM_size, uint64_t *initrd_size, 158 uint64_t *initrd_addr, uint64_t *kernel_addr, 159 uint64_t *kernel_entry) 160 { 161 int linux_boot; 162 unsigned int i; 163 long kernel_size; 164 uint8_t *ptr; 165 uint64_t kernel_top = 0; 166 167 linux_boot = (kernel_filename != NULL); 168 169 kernel_size = 0; 170 if (linux_boot) { 171 int bswap_needed; 172 173 #ifdef BSWAP_NEEDED 174 bswap_needed = 1; 175 #else 176 bswap_needed = 0; 177 #endif 178 kernel_size = load_elf(kernel_filename, NULL, NULL, NULL, kernel_entry, 179 kernel_addr, &kernel_top, NULL, 180 ELFDATA2MSB, EM_SPARCV9, 0, 0); 181 if (kernel_size < 0) { 182 *kernel_addr = KERNEL_LOAD_ADDR; 183 *kernel_entry = KERNEL_LOAD_ADDR; 184 kernel_size = load_aout(kernel_filename, KERNEL_LOAD_ADDR, 185 RAM_size - KERNEL_LOAD_ADDR, bswap_needed, 186 TARGET_PAGE_SIZE); 187 } 188 if (kernel_size < 0) { 189 kernel_size = load_image_targphys(kernel_filename, 190 KERNEL_LOAD_ADDR, 191 RAM_size - KERNEL_LOAD_ADDR); 192 } 193 if (kernel_size < 0) { 194 error_report("could not load kernel '%s'", kernel_filename); 195 exit(1); 196 } 197 /* load initrd above kernel */ 198 *initrd_size = 0; 199 if (initrd_filename && kernel_top) { 200 *initrd_addr = TARGET_PAGE_ALIGN(kernel_top); 201 202 *initrd_size = load_image_targphys(initrd_filename, 203 *initrd_addr, 204 RAM_size - *initrd_addr); 205 if ((int)*initrd_size < 0) { 206 error_report("could not load initial ram disk '%s'", 207 initrd_filename); 208 exit(1); 209 } 210 } 211 if (*initrd_size > 0) { 212 for (i = 0; i < 64 * TARGET_PAGE_SIZE; i += TARGET_PAGE_SIZE) { 213 ptr = rom_ptr(*kernel_addr + i, 32); 214 if (ptr && ldl_p(ptr + 8) == 0x48647253) { /* HdrS */ 215 stl_p(ptr + 24, *initrd_addr + *kernel_addr); 216 stl_p(ptr + 28, *initrd_size); 217 break; 218 } 219 } 220 } 221 } 222 return kernel_size; 223 } 224 225 typedef struct ResetData { 226 SPARCCPU *cpu; 227 uint64_t prom_addr; 228 } ResetData; 229 230 #define TYPE_SUN4U_POWER "power" 231 OBJECT_DECLARE_SIMPLE_TYPE(PowerDevice, SUN4U_POWER) 232 233 struct PowerDevice { 234 SysBusDevice parent_obj; 235 236 MemoryRegion power_mmio; 237 }; 238 239 /* Power */ 240 static uint64_t power_mem_read(void *opaque, hwaddr addr, unsigned size) 241 { 242 return 0; 243 } 244 245 static void power_mem_write(void *opaque, hwaddr addr, 246 uint64_t val, unsigned size) 247 { 248 /* According to a real Ultra 5, bit 24 controls the power */ 249 if (val & 0x1000000) { 250 qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN); 251 } 252 } 253 254 static const MemoryRegionOps power_mem_ops = { 255 .read = power_mem_read, 256 .write = power_mem_write, 257 .endianness = DEVICE_BIG_ENDIAN, 258 .valid = { 259 .min_access_size = 4, 260 .max_access_size = 4, 261 }, 262 }; 263 264 static void power_realize(DeviceState *dev, Error **errp) 265 { 266 PowerDevice *d = SUN4U_POWER(dev); 267 SysBusDevice *sbd = SYS_BUS_DEVICE(dev); 268 269 memory_region_init_io(&d->power_mmio, OBJECT(dev), &power_mem_ops, d, 270 "power", sizeof(uint32_t)); 271 272 sysbus_init_mmio(sbd, &d->power_mmio); 273 } 274 275 static void power_class_init(ObjectClass *klass, void *data) 276 { 277 DeviceClass *dc = DEVICE_CLASS(klass); 278 279 dc->realize = power_realize; 280 } 281 282 static const TypeInfo power_info = { 283 .name = TYPE_SUN4U_POWER, 284 .parent = TYPE_SYS_BUS_DEVICE, 285 .instance_size = sizeof(PowerDevice), 286 .class_init = power_class_init, 287 }; 288 289 static void ebus_isa_irq_handler(void *opaque, int n, int level) 290 { 291 EbusState *s = EBUS(opaque); 292 qemu_irq irq = s->isa_irqs_out[n]; 293 294 /* Pass ISA bus IRQs onto their gpio equivalent */ 295 trace_ebus_isa_irq_handler(n, level); 296 if (irq) { 297 qemu_set_irq(irq, level); 298 } 299 } 300 301 /* EBUS (Eight bit bus) bridge */ 302 static void ebus_realize(PCIDevice *pci_dev, Error **errp) 303 { 304 EbusState *s = EBUS(pci_dev); 305 ISADevice *isa_dev; 306 SysBusDevice *sbd; 307 DeviceState *dev; 308 DriveInfo *fd[MAX_FD]; 309 int i; 310 311 s->isa_bus = isa_bus_new(DEVICE(pci_dev), get_system_memory(), 312 pci_address_space_io(pci_dev), errp); 313 if (!s->isa_bus) { 314 error_setg(errp, "unable to instantiate EBUS ISA bus"); 315 return; 316 } 317 318 /* ISA bus */ 319 s->isa_irqs_in = qemu_allocate_irqs(ebus_isa_irq_handler, s, ISA_NUM_IRQS); 320 isa_bus_register_input_irqs(s->isa_bus, s->isa_irqs_in); 321 qdev_init_gpio_out_named(DEVICE(s), s->isa_irqs_out, "isa-irq", 322 ISA_NUM_IRQS); 323 324 /* Serial ports */ 325 i = 0; 326 if (s->console_serial_base) { 327 serial_mm_init(pci_address_space(pci_dev), s->console_serial_base, 328 0, NULL, 115200, serial_hd(i), DEVICE_BIG_ENDIAN); 329 i++; 330 } 331 serial_hds_isa_init(s->isa_bus, i, MAX_ISA_SERIAL_PORTS); 332 333 /* Parallel ports */ 334 parallel_hds_isa_init(s->isa_bus, MAX_PARALLEL_PORTS); 335 336 /* Keyboard */ 337 isa_create_simple(s->isa_bus, TYPE_I8042); 338 339 /* Floppy */ 340 for (i = 0; i < MAX_FD; i++) { 341 fd[i] = drive_get(IF_FLOPPY, 0, i); 342 } 343 isa_dev = isa_new(TYPE_ISA_FDC); 344 dev = DEVICE(isa_dev); 345 qdev_prop_set_uint32(dev, "dma", -1); 346 isa_realize_and_unref(isa_dev, s->isa_bus, &error_fatal); 347 isa_fdc_init_drives(isa_dev, fd); 348 349 /* Power */ 350 dev = qdev_new(TYPE_SUN4U_POWER); 351 sbd = SYS_BUS_DEVICE(dev); 352 sysbus_realize_and_unref(sbd, &error_fatal); 353 memory_region_add_subregion(pci_address_space_io(pci_dev), 0x7240, 354 sysbus_mmio_get_region(sbd, 0)); 355 356 /* PCI */ 357 pci_dev->config[0x04] = 0x06; // command = bus master, pci mem 358 pci_dev->config[0x05] = 0x00; 359 pci_dev->config[0x06] = 0xa0; // status = fast back-to-back, 66MHz, no error 360 pci_dev->config[0x07] = 0x03; // status = medium devsel 361 pci_dev->config[0x09] = 0x00; // programming i/f 362 pci_dev->config[0x0D] = 0x0a; // latency_timer 363 364 /* 365 * BAR0 is accessed by OpenBSD but not for ebus device access: allow any 366 * memory access to this region to succeed which allows the OpenBSD kernel 367 * to boot. 368 */ 369 memory_region_init_io(&s->bar0, OBJECT(s), &unassigned_io_ops, s, 370 "bar0", 0x1000000); 371 pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar0); 372 memory_region_init_alias(&s->bar1, OBJECT(s), "bar1", 373 pci_address_space_io(pci_dev), 0, 0x8000); 374 pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &s->bar1); 375 } 376 377 static const Property ebus_properties[] = { 378 DEFINE_PROP_UINT64("console-serial-base", EbusState, 379 console_serial_base, 0), 380 }; 381 382 static void ebus_class_init(ObjectClass *klass, void *data) 383 { 384 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); 385 DeviceClass *dc = DEVICE_CLASS(klass); 386 387 k->realize = ebus_realize; 388 k->vendor_id = PCI_VENDOR_ID_SUN; 389 k->device_id = PCI_DEVICE_ID_SUN_EBUS; 390 k->revision = 0x01; 391 k->class_id = PCI_CLASS_BRIDGE_OTHER; 392 device_class_set_props(dc, ebus_properties); 393 } 394 395 static const TypeInfo ebus_info = { 396 .name = TYPE_EBUS, 397 .parent = TYPE_PCI_DEVICE, 398 .class_init = ebus_class_init, 399 .instance_size = sizeof(EbusState), 400 .interfaces = (InterfaceInfo[]) { 401 { INTERFACE_CONVENTIONAL_PCI_DEVICE }, 402 { }, 403 }, 404 }; 405 406 #define TYPE_OPENPROM "openprom" 407 typedef struct PROMState PROMState; 408 DECLARE_INSTANCE_CHECKER(PROMState, OPENPROM, 409 TYPE_OPENPROM) 410 411 struct PROMState { 412 SysBusDevice parent_obj; 413 414 MemoryRegion prom; 415 }; 416 417 static uint64_t translate_prom_address(void *opaque, uint64_t addr) 418 { 419 hwaddr *base_addr = (hwaddr *)opaque; 420 return addr + *base_addr - PROM_VADDR; 421 } 422 423 /* Boot PROM (OpenBIOS) */ 424 static void prom_init(hwaddr addr, const char *bios_name) 425 { 426 DeviceState *dev; 427 SysBusDevice *s; 428 char *filename; 429 int ret; 430 431 dev = qdev_new(TYPE_OPENPROM); 432 s = SYS_BUS_DEVICE(dev); 433 sysbus_realize_and_unref(s, &error_fatal); 434 435 sysbus_mmio_map(s, 0, addr); 436 437 /* load boot prom */ 438 if (bios_name == NULL) { 439 bios_name = PROM_FILENAME; 440 } 441 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); 442 if (filename) { 443 ret = load_elf(filename, NULL, translate_prom_address, &addr, 444 NULL, NULL, NULL, NULL, ELFDATA2MSB, EM_SPARCV9, 0, 0); 445 if (ret < 0 || ret > PROM_SIZE_MAX) { 446 ret = load_image_targphys(filename, addr, PROM_SIZE_MAX); 447 } 448 g_free(filename); 449 } else { 450 ret = -1; 451 } 452 if (ret < 0 || ret > PROM_SIZE_MAX) { 453 error_report("could not load prom '%s'", bios_name); 454 exit(1); 455 } 456 } 457 458 static void prom_realize(DeviceState *ds, Error **errp) 459 { 460 PROMState *s = OPENPROM(ds); 461 SysBusDevice *dev = SYS_BUS_DEVICE(ds); 462 463 if (!memory_region_init_ram_nomigrate(&s->prom, OBJECT(ds), "sun4u.prom", 464 PROM_SIZE_MAX, errp)) { 465 return; 466 } 467 468 vmstate_register_ram_global(&s->prom); 469 memory_region_set_readonly(&s->prom, true); 470 sysbus_init_mmio(dev, &s->prom); 471 } 472 473 static void prom_class_init(ObjectClass *klass, void *data) 474 { 475 DeviceClass *dc = DEVICE_CLASS(klass); 476 477 dc->realize = prom_realize; 478 } 479 480 static const TypeInfo prom_info = { 481 .name = TYPE_OPENPROM, 482 .parent = TYPE_SYS_BUS_DEVICE, 483 .instance_size = sizeof(PROMState), 484 .class_init = prom_class_init, 485 }; 486 487 488 #define TYPE_SUN4U_MEMORY "memory" 489 typedef struct RamDevice RamDevice; 490 DECLARE_INSTANCE_CHECKER(RamDevice, SUN4U_RAM, 491 TYPE_SUN4U_MEMORY) 492 493 struct RamDevice { 494 SysBusDevice parent_obj; 495 496 MemoryRegion ram; 497 uint64_t size; 498 }; 499 500 /* System RAM */ 501 static void ram_realize(DeviceState *dev, Error **errp) 502 { 503 RamDevice *d = SUN4U_RAM(dev); 504 SysBusDevice *sbd = SYS_BUS_DEVICE(dev); 505 506 memory_region_init_ram_nomigrate(&d->ram, OBJECT(d), "sun4u.ram", d->size, 507 &error_fatal); 508 vmstate_register_ram_global(&d->ram); 509 sysbus_init_mmio(sbd, &d->ram); 510 } 511 512 static void ram_init(hwaddr addr, ram_addr_t RAM_size) 513 { 514 DeviceState *dev; 515 SysBusDevice *s; 516 RamDevice *d; 517 518 /* allocate RAM */ 519 dev = qdev_new(TYPE_SUN4U_MEMORY); 520 s = SYS_BUS_DEVICE(dev); 521 522 d = SUN4U_RAM(dev); 523 d->size = RAM_size; 524 sysbus_realize_and_unref(s, &error_fatal); 525 526 sysbus_mmio_map(s, 0, addr); 527 } 528 529 static const Property ram_properties[] = { 530 DEFINE_PROP_UINT64("size", RamDevice, size, 0), 531 }; 532 533 static void ram_class_init(ObjectClass *klass, void *data) 534 { 535 DeviceClass *dc = DEVICE_CLASS(klass); 536 537 dc->realize = ram_realize; 538 device_class_set_props(dc, ram_properties); 539 } 540 541 static const TypeInfo ram_info = { 542 .name = TYPE_SUN4U_MEMORY, 543 .parent = TYPE_SYS_BUS_DEVICE, 544 .instance_size = sizeof(RamDevice), 545 .class_init = ram_class_init, 546 }; 547 548 static void sun4uv_init(MemoryRegion *address_space_mem, 549 MachineState *machine, 550 const struct hwdef *hwdef) 551 { 552 MachineClass *mc = MACHINE_GET_CLASS(machine); 553 SPARCCPU *cpu; 554 Nvram *nvram; 555 unsigned int i; 556 uint64_t initrd_addr, initrd_size, kernel_addr, kernel_size, kernel_entry; 557 SabreState *sabre; 558 PCIBus *pci_bus, *pci_busA, *pci_busB; 559 PCIDevice *ebus, *pci_dev; 560 SysBusDevice *s; 561 DeviceState *iommu, *dev; 562 FWCfgState *fw_cfg; 563 NICInfo *nd; 564 MACAddr macaddr; 565 bool onboard_nic; 566 567 /* init CPUs */ 568 cpu = sparc64_cpu_devinit(machine->cpu_type, hwdef->prom_addr); 569 570 /* IOMMU */ 571 iommu = qdev_new(TYPE_SUN4U_IOMMU); 572 sysbus_realize_and_unref(SYS_BUS_DEVICE(iommu), &error_fatal); 573 574 /* set up devices */ 575 ram_init(0, machine->ram_size); 576 577 prom_init(hwdef->prom_addr, machine->firmware); 578 579 /* Init sabre (PCI host bridge) */ 580 sabre = SABRE(qdev_new(TYPE_SABRE)); 581 qdev_prop_set_uint64(DEVICE(sabre), "special-base", PBM_SPECIAL_BASE); 582 qdev_prop_set_uint64(DEVICE(sabre), "mem-base", PBM_MEM_BASE); 583 object_property_set_link(OBJECT(sabre), "iommu", OBJECT(iommu), 584 &error_abort); 585 sysbus_realize_and_unref(SYS_BUS_DEVICE(sabre), &error_fatal); 586 587 /* sabre_config */ 588 sysbus_mmio_map(SYS_BUS_DEVICE(sabre), 0, PBM_SPECIAL_BASE); 589 /* PCI configuration space */ 590 sysbus_mmio_map(SYS_BUS_DEVICE(sabre), 1, PBM_SPECIAL_BASE + 0x1000000ULL); 591 /* pci_ioport */ 592 sysbus_mmio_map(SYS_BUS_DEVICE(sabre), 2, PBM_SPECIAL_BASE + 0x2000000ULL); 593 594 /* Wire up PCI interrupts to CPU */ 595 for (i = 0; i < IVEC_MAX; i++) { 596 qdev_connect_gpio_out_named(DEVICE(sabre), "ivec-irq", i, 597 qdev_get_gpio_in_named(DEVICE(cpu), "ivec-irq", i)); 598 } 599 600 pci_bus = PCI_HOST_BRIDGE(sabre)->bus; 601 pci_busA = pci_bridge_get_sec_bus(sabre->bridgeA); 602 pci_busB = pci_bridge_get_sec_bus(sabre->bridgeB); 603 604 /* Only in-built Simba APBs can exist on the root bus, slot 0 on busA is 605 reserved (leaving no slots free after on-board devices) however slots 606 0-3 are free on busB */ 607 pci_bus_set_slot_reserved_mask(pci_bus, 0xfffffffc); 608 pci_bus_set_slot_reserved_mask(pci_busA, 0xfffffff1); 609 pci_bus_set_slot_reserved_mask(pci_busB, 0xfffffff0); 610 611 ebus = pci_new_multifunction(PCI_DEVFN(1, 0), TYPE_EBUS); 612 qdev_prop_set_uint64(DEVICE(ebus), "console-serial-base", 613 hwdef->console_serial_base); 614 pci_realize_and_unref(ebus, pci_busA, &error_fatal); 615 616 /* Wire up "well-known" ISA IRQs to PBM legacy obio IRQs */ 617 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 7, 618 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_LPT_IRQ)); 619 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 6, 620 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_FDD_IRQ)); 621 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 1, 622 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_KBD_IRQ)); 623 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 12, 624 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_MSE_IRQ)); 625 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 4, 626 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_SER_IRQ)); 627 628 switch (vga_interface_type) { 629 case VGA_STD: 630 pci_create_simple(pci_busA, PCI_DEVFN(2, 0), "VGA"); 631 vga_interface_created = true; 632 break; 633 case VGA_NONE: 634 break; 635 default: 636 abort(); /* Should not happen - types are checked in vl.c already */ 637 } 638 639 memset(&macaddr, 0, sizeof(MACAddr)); 640 onboard_nic = false; 641 642 nd = qemu_find_nic_info(mc->default_nic, true, NULL); 643 if (nd) { 644 pci_dev = pci_new_multifunction(PCI_DEVFN(1, 1), mc->default_nic); 645 dev = &pci_dev->qdev; 646 qdev_set_nic_properties(dev, nd); 647 pci_realize_and_unref(pci_dev, pci_busA, &error_fatal); 648 649 memcpy(&macaddr, &nd->macaddr.a, sizeof(MACAddr)); 650 onboard_nic = true; 651 } 652 pci_init_nic_devices(pci_busB, mc->default_nic); 653 654 /* If we don't have an onboard NIC, grab a default MAC address so that 655 * we have a valid machine id */ 656 if (!onboard_nic) { 657 qemu_macaddr_default_if_unset(&macaddr); 658 } 659 660 pci_dev = pci_new(PCI_DEVFN(3, 0), "cmd646-ide"); 661 qdev_prop_set_uint32(&pci_dev->qdev, "secondary", 1); 662 pci_realize_and_unref(pci_dev, pci_busA, &error_fatal); 663 pci_ide_create_devs(pci_dev); 664 665 /* Map NVRAM into I/O (ebus) space */ 666 dev = qdev_new("sysbus-m48t59"); 667 qdev_prop_set_int32(dev, "base-year", 1968); 668 s = SYS_BUS_DEVICE(dev); 669 sysbus_realize_and_unref(s, &error_fatal); 670 memory_region_add_subregion(pci_address_space_io(ebus), 0x2000, 671 sysbus_mmio_get_region(s, 0)); 672 nvram = NVRAM(dev); 673 674 initrd_size = 0; 675 initrd_addr = 0; 676 kernel_size = sun4u_load_kernel(machine->kernel_filename, 677 machine->initrd_filename, 678 machine->ram_size, &initrd_size, &initrd_addr, 679 &kernel_addr, &kernel_entry); 680 681 sun4u_NVRAM_set_params(nvram, NVRAM_SIZE, "Sun4u", machine->ram_size, 682 machine->boot_config.order, 683 kernel_addr, kernel_size, 684 machine->kernel_cmdline, 685 initrd_addr, initrd_size, 686 /* XXX: need an option to load a NVRAM image */ 687 0, 688 graphic_width, graphic_height, graphic_depth, 689 (uint8_t *)&macaddr); 690 691 dev = qdev_new(TYPE_FW_CFG_IO); 692 qdev_prop_set_bit(dev, "dma_enabled", false); 693 object_property_add_child(OBJECT(ebus), TYPE_FW_CFG, OBJECT(dev)); 694 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal); 695 memory_region_add_subregion(pci_address_space_io(ebus), BIOS_CFG_IOPORT, 696 &FW_CFG_IO(dev)->comb_iomem); 697 698 fw_cfg = FW_CFG(dev); 699 fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, (uint16_t)machine->smp.cpus); 700 fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)machine->smp.max_cpus); 701 fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)machine->ram_size); 702 fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, hwdef->machine_id); 703 fw_cfg_add_i64(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_entry); 704 fw_cfg_add_i64(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size); 705 if (machine->kernel_cmdline) { 706 fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE, 707 strlen(machine->kernel_cmdline) + 1); 708 fw_cfg_add_string(fw_cfg, FW_CFG_CMDLINE_DATA, machine->kernel_cmdline); 709 } else { 710 fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE, 0); 711 } 712 fw_cfg_add_i64(fw_cfg, FW_CFG_INITRD_ADDR, initrd_addr); 713 fw_cfg_add_i64(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size); 714 fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, machine->boot_config.order[0]); 715 716 fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_WIDTH, graphic_width); 717 fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_HEIGHT, graphic_height); 718 fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_DEPTH, graphic_depth); 719 720 qemu_register_boot_set(fw_cfg_boot_set, fw_cfg); 721 } 722 723 enum { 724 sun4u_id = 0, 725 sun4v_id = 64, 726 }; 727 728 /* 729 * Implementation of an interface to adjust firmware path 730 * for the bootindex property handling. 731 */ 732 static char *sun4u_fw_dev_path(FWPathProvider *p, BusState *bus, 733 DeviceState *dev) 734 { 735 PCIDevice *pci; 736 737 if (!strcmp(object_get_typename(OBJECT(dev)), "pbm-bridge")) { 738 pci = PCI_DEVICE(dev); 739 740 if (PCI_FUNC(pci->devfn)) { 741 return g_strdup_printf("pci@%x,%x", PCI_SLOT(pci->devfn), 742 PCI_FUNC(pci->devfn)); 743 } else { 744 return g_strdup_printf("pci@%x", PCI_SLOT(pci->devfn)); 745 } 746 } 747 748 if (!strcmp(object_get_typename(OBJECT(dev)), "ide-hd")) { 749 return g_strdup("disk"); 750 } 751 752 if (!strcmp(object_get_typename(OBJECT(dev)), "ide-cd")) { 753 return g_strdup("cdrom"); 754 } 755 756 if (!strcmp(object_get_typename(OBJECT(dev)), "virtio-blk-device")) { 757 return g_strdup("disk"); 758 } 759 760 return NULL; 761 } 762 763 static const struct hwdef hwdefs[] = { 764 /* Sun4u generic PC-like machine */ 765 { 766 .machine_id = sun4u_id, 767 .prom_addr = 0x1fff0000000ULL, 768 .console_serial_base = 0, 769 }, 770 /* Sun4v generic PC-like machine */ 771 { 772 .machine_id = sun4v_id, 773 .prom_addr = 0x1fff0000000ULL, 774 .console_serial_base = 0, 775 }, 776 }; 777 778 /* Sun4u hardware initialisation */ 779 static void sun4u_init(MachineState *machine) 780 { 781 sun4uv_init(get_system_memory(), machine, &hwdefs[0]); 782 } 783 784 /* Sun4v hardware initialisation */ 785 static void sun4v_init(MachineState *machine) 786 { 787 sun4uv_init(get_system_memory(), machine, &hwdefs[1]); 788 } 789 790 static GlobalProperty hw_compat_sparc64[] = { 791 { "virtio-pci", "disable-legacy", "on", .optional = true }, 792 { "virtio-device", "iommu_platform", "on" }, 793 }; 794 static const size_t hw_compat_sparc64_len = G_N_ELEMENTS(hw_compat_sparc64); 795 796 static void sun4u_class_init(ObjectClass *oc, void *data) 797 { 798 MachineClass *mc = MACHINE_CLASS(oc); 799 FWPathProviderClass *fwc = FW_PATH_PROVIDER_CLASS(oc); 800 801 mc->desc = "Sun4u platform"; 802 mc->init = sun4u_init; 803 mc->block_default_type = IF_IDE; 804 mc->max_cpus = 1; /* XXX for now */ 805 mc->is_default = true; 806 mc->default_boot_order = "c"; 807 mc->default_cpu_type = SPARC_CPU_TYPE_NAME("TI-UltraSparc-IIi"); 808 mc->ignore_boot_device_suffixes = true; 809 mc->default_display = "std"; 810 mc->default_nic = "sunhme"; 811 mc->no_parallel = !module_object_class_by_name(TYPE_ISA_PARALLEL); 812 fwc->get_dev_path = sun4u_fw_dev_path; 813 compat_props_add(mc->compat_props, hw_compat_sparc64, hw_compat_sparc64_len); 814 } 815 816 static const TypeInfo sun4u_type = { 817 .name = MACHINE_TYPE_NAME("sun4u"), 818 .parent = TYPE_MACHINE, 819 .class_init = sun4u_class_init, 820 .interfaces = (InterfaceInfo[]) { 821 { TYPE_FW_PATH_PROVIDER }, 822 { } 823 }, 824 }; 825 826 static void sun4v_class_init(ObjectClass *oc, void *data) 827 { 828 MachineClass *mc = MACHINE_CLASS(oc); 829 830 mc->desc = "Sun4v platform"; 831 mc->init = sun4v_init; 832 mc->block_default_type = IF_IDE; 833 mc->max_cpus = 1; /* XXX for now */ 834 mc->default_boot_order = "c"; 835 mc->default_cpu_type = SPARC_CPU_TYPE_NAME("Sun-UltraSparc-T1"); 836 mc->default_display = "std"; 837 mc->default_nic = "sunhme"; 838 mc->no_parallel = !module_object_class_by_name(TYPE_ISA_PARALLEL); 839 } 840 841 static const TypeInfo sun4v_type = { 842 .name = MACHINE_TYPE_NAME("sun4v"), 843 .parent = TYPE_MACHINE, 844 .class_init = sun4v_class_init, 845 }; 846 847 static void sun4u_register_types(void) 848 { 849 type_register_static(&power_info); 850 type_register_static(&ebus_info); 851 type_register_static(&prom_info); 852 type_register_static(&ram_info); 853 854 type_register_static(&sun4u_type); 855 type_register_static(&sun4v_type); 856 } 857 858 type_init(sun4u_register_types) 859