xref: /qemu/accel/tcg/tlb-bounds.h (revision 7cef6d686309e2792186504ae17cf4f3eb57ef68)
133646c72SRichard Henderson /*
233646c72SRichard Henderson  * softmmu size bounds
333646c72SRichard Henderson  * SPDX-License-Identifier: LGPL-2.1-or-later
433646c72SRichard Henderson  */
533646c72SRichard Henderson 
633646c72SRichard Henderson #ifndef ACCEL_TCG_TLB_BOUNDS_H
733646c72SRichard Henderson #define ACCEL_TCG_TLB_BOUNDS_H
833646c72SRichard Henderson 
933646c72SRichard Henderson #define CPU_TLB_DYN_MIN_BITS 6
1033646c72SRichard Henderson #define CPU_TLB_DYN_MAX_BITS (32 - TARGET_PAGE_BITS)
11*80e86566SRichard Henderson #define CPU_TLB_DYN_DEFAULT_BITS 8
1233646c72SRichard Henderson 
1333646c72SRichard Henderson #endif /* ACCEL_TCG_TLB_BOUNDS_H */
14