Home
last modified time | relevance | path

Searched refs:nirqs (Results 1 – 7 of 7) sorted by relevance

/src/sys/riscv/vmm/
H A Dvmm_aplic.c115 int nirqs; member
124 if (i <= 0 || i > aplic->nirqs) in aplic_handle_sourcecfg()
150 if (i <= 0 || i > aplic->nirqs) in aplic_set_enabled()
222 for (i = 0; i < aplic->nirqs; i++) { in aplic_handle_idc_claimi()
276 (reg <= APLIC_SOURCECFG(aplic->nirqs))) { in aplic_mmio_access()
282 if ((reg >= APLIC_TARGET(1)) && (reg <= APLIC_TARGET(aplic->nirqs))) { in aplic_mmio_access()
295 if ((reg >= APLIC_CLRIE) && (reg < (APLIC_CLRIE + aplic->nirqs * 4))) { in aplic_mmio_access()
423 aplic->nirqs = APLIC_NIRQS; in aplic_attach_to_vm()
426 aplic->irqs = malloc(sizeof(struct aplic_irq) * aplic->nirqs, M_APLIC, in aplic_attach_to_vm()
466 for (i = 0; i < aplic->nirqs; i++) { in aplic_check_pending()
/src/sys/arm/arm/
H A Dgic.c215 for (irq = 0; irq < sc->nirqs; irq += 4) in arm_gic_init_secondary()
219 for (irq = 0; GIC_SUPPORT_SECEXT(sc) && irq < sc->nirqs; irq += 32) { in arm_gic_init_secondary()
280 sc->nirqs = num; in arm_gic_register_isrcs()
292 KASSERT((start + count) <= sc->nirqs, in arm_gic_reserve_msi_range()
294 start, count, sc->nirqs)); in arm_gic_reserve_msi_range()
316 uint32_t icciidr, mask, nirqs; in arm_gic_attach() local
345 nirqs = GICD_TYPER_I_NUM(sc->typer); in arm_gic_attach()
347 if (arm_gic_register_isrcs(sc, nirqs)) { in arm_gic_attach()
367 GICD_IIDR_REV(icciidr), GICD_IIDR_IMPL(icciidr), sc->nirqs); in arm_gic_attach()
371 for (i = 32; i < sc->nirqs; i += 16) { in arm_gic_attach()
[all …]
H A Dgic.h56 uint32_t nirqs; member
/src/sys/arm/allwinner/
H A Daw_gpio.c377 int nirqs; member
1246 for (irq = 0; irq < sc->nirqs; irq++) { in aw_gpio_intr()
1272 int nirqs; in aw_gpio_register_isrcs() local
1278 for (nirqs = 0, pin = 0; pin < sc->conf->padconf->npins; pin++) { in aw_gpio_register_isrcs()
1282 nirqs++; in aw_gpio_register_isrcs()
1285 sc->gpio_pic_irqsrc = malloc(sizeof(*sc->gpio_pic_irqsrc) * nirqs, in aw_gpio_register_isrcs()
1287 for (nirqs = 0, pin = 0; pin < sc->conf->padconf->npins; pin++) { in aw_gpio_register_isrcs()
1291 sc->gpio_pic_irqsrc[nirqs].pin = pin; in aw_gpio_register_isrcs()
1292 sc->gpio_pic_irqsrc[nirqs].bank = sc->conf->padconf->pins[pin].eint_bank; in aw_gpio_register_isrcs()
1293 sc->gpio_pic_irqsrc[nirqs].intnum = sc->conf->padconf->pins[pin].eint_num; in aw_gpio_register_isrcs()
[all …]
/src/sys/powerpc/powerpc/
H A Dintr_machdep.c122 static u_int nirqs = 16; /* Allocated IRQS (ISA pre-allocated). */ variable
124 static u_int nirqs = 0; /* Allocated IRQs. */ variable
382 p->base = (atpic) ? 0 : nirqs; in powerpc_register_pic()
384 p->base = nirqs; in powerpc_register_pic()
387 nirqs = MAX(nirqs, irq); in powerpc_register_pic()
425 piclist[idx].base = nirqs; in powerpc_get_irq()
426 nirqs += (1 << 25); in powerpc_get_irq()
/src/sys/arm/mv/
H A Dmpic.c118 int nirqs; member
193 sc->mpic_isrcs = malloc(sc->nirqs * sizeof (*sc->mpic_isrcs), M_DEVBUF, in mv_mpic_register_isrcs()
197 for (irq = 0; irq < sc->nirqs; irq++) { in mv_mpic_register_isrcs()
262 sc->nirqs = MPIC_CTRL_NIRQS(val); in mv_mpic_attach()
350 if (daf->ncells !=1 || daf->cells[0] >= sc->nirqs) in mpic_map_intr()
/src/sys/arm64/arm64/
H A Dgic_v3_var.h118 __BUS_ACCESSOR(gicv3, nirqs, GICV3, NIRQS, u_int);