Home
last modified time | relevance | path

Searched refs:cache (Results 1 – 25 of 1267) sorted by relevance

12345678910>>...51

/src/sys/contrib/device-tree/src/arm64/amd/
H A Damd-seattle-cpus.dtsi49 i-cache-size = <0xC000>;
50 i-cache-line-size = <64>;
51 i-cache-sets = <256>;
52 d-cache-size = <0x8000>;
53 d-cache-line-size = <64>;
54 d-cache-sets = <256>;
55 l2-cache = <&L2_0>;
65 i-cache-size = <0xC000>;
66 i-cache-line-size = <64>;
67 i-cache-sets = <256>;
[all …]
/src/sys/contrib/device-tree/src/arm64/amazon/
H A Dalpine-v3.dtsi28 d-cache-size = <0x8000>;
29 d-cache-line-size = <64>;
30 d-cache-sets = <256>;
31 i-cache-size = <0xc000>;
32 i-cache-line-size = <64>;
33 i-cache-sets = <256>;
34 next-level-cache = <&cluster0_l2>;
42 d-cache-size = <0x8000>;
43 d-cache-line-size = <64>;
44 d-cache-sets = <256>;
[all …]
/src/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx943.dtsi36 i-cache-size = <32768>;
37 i-cache-line-size = <64>;
38 i-cache-sets = <128>;
39 d-cache-size = <32768>;
40 d-cache-line-size = <64>;
41 d-cache-sets = <128>;
42 next-level-cache = <&l2_cache_l0>;
54 i-cache-size = <32768>;
55 i-cache-line-size = <64>;
56 i-cache-sets = <128>;
[all …]
/src/contrib/libarchive/libarchive/
H A Darchive_read_disk_set_standard_lookup.c71 } cache[name_cache_size]; member
123 struct name_cache *cache = (struct name_cache *)data; in cleanup() local
126 if (cache != NULL) { in cleanup()
127 for (i = 0; i < cache->size; i++) { in cleanup()
128 if (cache->cache[i].name != NULL && in cleanup()
129 cache->cache[i].name != NO_NAME) in cleanup()
130 free((void *)(uintptr_t)cache->cache[i].name); in cleanup()
132 free(cache->buff); in cleanup()
133 free(cache); in cleanup()
141 lookup_name(struct name_cache *cache, in lookup_name() argument
[all …]
/src/sys/contrib/device-tree/src/riscv/sophgo/
H A Dsg2042-cpus.dtsi267 i-cache-block-size = <64>;
268 i-cache-size = <65536>;
269 i-cache-sets = <512>;
270 d-cache-block-size = <64>;
271 d-cache-size = <65536>;
272 d-cache-sets = <512>;
273 next-level-cache = <&l2_cache0>;
294 i-cache-block-size = <64>;
295 i-cache-size = <65536>;
296 i-cache-sets = <512>;
[all …]
H A Dsg2044-cpus.dtsi18 i-cache-block-size = <64>;
19 i-cache-size = <65536>;
20 i-cache-sets = <512>;
21 d-cache-block-size = <64>;
22 d-cache-size = <65536>;
23 d-cache-sets = <512>;
26 next-level-cache = <&l2_cache0>;
54 i-cache-block-size = <64>;
55 i-cache-size = <65536>;
56 i-cache-sets = <512>;
[all …]
/src/sys/contrib/device-tree/Bindings/cache/
H A Dfreescale-l2cache.txt3 L2 cache is present in Freescale's QorIQ and QorIQ Qonverge platforms.
4 The cache bindings explained below are Devicetree Specification compliant
9 "fsl,b4420-l2-cache-controller"
10 "fsl,b4860-l2-cache-controller"
11 "fsl,bsc9131-l2-cache-controller"
12 "fsl,bsc9132-l2-cache-controller"
13 "fsl,c293-l2-cache-controller"
14 "fsl,mpc8536-l2-cache-controller"
15 "fsl,mpc8540-l2-cache-controller"
16 "fsl,mpc8541-l2-cache-controller"
[all …]
/src/sys/contrib/device-tree/Bindings/powerpc/fsl/
H A Dl2cache.txt3 L2 cache is present in Freescale's QorIQ and QorIQ Qonverge platforms.
4 The cache bindings explained below are Devicetree Specification compliant
9 "fsl,b4420-l2-cache-controller"
10 "fsl,b4860-l2-cache-controller"
11 "fsl,bsc9131-l2-cache-controller"
12 "fsl,bsc9132-l2-cache-controller"
13 "fsl,c293-l2-cache-controller"
14 "fsl,mpc8536-l2-cache-controller"
15 "fsl,mpc8540-l2-cache-controller"
16 "fsl,mpc8541-l2-cache-controller"
[all …]
/src/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-j784s4.dtsi63 i-cache-size = <0xc000>;
64 i-cache-line-size = <64>;
65 i-cache-sets = <256>;
66 d-cache-size = <0x8000>;
67 d-cache-line-size = <64>;
68 d-cache-sets = <256>;
69 next-level-cache = <&L2_0>;
77 i-cache-size = <0xc000>;
78 i-cache-line-size = <64>;
79 i-cache-sets = <256>;
[all …]
H A Dk3-am654.dtsi41 i-cache-size = <0x8000>;
42 i-cache-line-size = <64>;
43 i-cache-sets = <256>;
44 d-cache-size = <0x8000>;
45 d-cache-line-size = <64>;
46 d-cache-sets = <128>;
47 next-level-cache = <&L2_0>;
55 i-cache-size = <0x8000>;
56 i-cache-line-size = <64>;
57 i-cache-sets = <256>;
[all …]
H A Dk3-j742s2.dtsi45 i-cache-size = <0xc000>;
46 i-cache-line-size = <64>;
47 i-cache-sets = <256>;
48 d-cache-size = <0x8000>;
49 d-cache-line-size = <64>;
50 d-cache-sets = <256>;
51 next-level-cache = <&L2_0>;
59 i-cache-size = <0xc000>;
60 i-cache-line-size = <64>;
61 i-cache-sets = <256>;
[all …]
H A Dk3-am652.dtsi31 i-cache-size = <0x8000>;
32 i-cache-line-size = <64>;
33 i-cache-sets = <256>;
34 d-cache-size = <0x8000>;
35 d-cache-line-size = <64>;
36 d-cache-sets = <128>;
37 next-level-cache = <&L2_0>;
45 i-cache-size = <0x8000>;
46 i-cache-line-size = <64>;
47 i-cache-sets = <256>;
[all …]
H A Dk3-am62a7.dtsi44 i-cache-size = <0x8000>;
45 i-cache-line-size = <64>;
46 i-cache-sets = <256>;
47 d-cache-size = <0x8000>;
48 d-cache-line-size = <64>;
49 d-cache-sets = <128>;
50 next-level-cache = <&L2_0>;
61 i-cache-size = <0x8000>;
62 i-cache-line-size = <64>;
63 i-cache-sets = <256>;
[all …]
/src/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-ap806-quad.dtsi22 i-cache-size = <0xc000>;
23 i-cache-line-size = <64>;
24 i-cache-sets = <256>;
25 d-cache-size = <0x8000>;
26 d-cache-line-size = <64>;
27 d-cache-sets = <256>;
28 next-level-cache = <&l2_0>;
37 i-cache-size = <0xc000>;
38 i-cache-line-size = <64>;
39 i-cache-sets = <256>;
[all …]
H A Darmada-ap807-quad.dtsi22 i-cache-size = <0xc000>;
23 i-cache-line-size = <64>;
24 i-cache-sets = <256>;
25 d-cache-size = <0x8000>;
26 d-cache-line-size = <64>;
27 d-cache-sets = <256>;
28 next-level-cache = <&l2_0>;
37 i-cache-size = <0xc000>;
38 i-cache-line-size = <64>;
39 i-cache-sets = <256>;
[all …]
/src/crypto/krb5/src/lib/krb5/ccache/
H A Dccfns.c32 krb5_cc_get_name(krb5_context context, krb5_ccache cache) in krb5_cc_get_name() argument
34 return cache->ops->get_name(context, cache); in krb5_cc_get_name()
38 krb5_cc_get_full_name(krb5_context context, krb5_ccache cache, in krb5_cc_get_full_name() argument
44 if (asprintf(&name, "%s:%s", cache->ops->prefix, in krb5_cc_get_full_name()
45 cache->ops->get_name(context, cache)) < 0) in krb5_cc_get_full_name()
52 krb5_cc_gen_new(krb5_context context, krb5_ccache *cache) in krb5_cc_gen_new() argument
54 TRACE_CC_GEN_NEW(context, cache); in krb5_cc_gen_new()
55 return (*cache)->ops->gen_new(context, cache); in krb5_cc_gen_new()
59 krb5_cc_initialize(krb5_context context, krb5_ccache cache, in krb5_cc_initialize() argument
62 TRACE_CC_INIT(context, cache, principal); in krb5_cc_initialize()
[all …]
/src/sys/contrib/device-tree/src/arm64/arm/
H A Dmorello.dtsi38 i-cache-size = <0x10000>;
39 i-cache-line-size = <64>;
40 i-cache-sets = <512>;
41 d-cache-size = <0x10000>;
42 d-cache-line-size = <64>;
43 d-cache-sets = <512>;
44 next-level-cache = <&l2_0>;
47 l2_0: l2-cache {
48 compatible = "cache";
49 cache-level = <2>;
[all …]
H A Djuno-r1.dts93 i-cache-size = <0xc000>;
94 i-cache-line-size = <64>;
95 i-cache-sets = <256>;
96 d-cache-size = <0x8000>;
97 d-cache-line-size = <64>;
98 d-cache-sets = <256>;
99 next-level-cache = <&A57_L2>;
110 i-cache-size = <0xc000>;
111 i-cache-line-size = <64>;
112 i-cache-sets = <256>;
[all …]
H A Djuno.dts92 i-cache-size = <0xc000>;
93 i-cache-line-size = <64>;
94 i-cache-sets = <256>;
95 d-cache-size = <0x8000>;
96 d-cache-line-size = <64>;
97 d-cache-sets = <256>;
98 next-level-cache = <&A57_L2>;
110 i-cache-size = <0xc000>;
111 i-cache-line-size = <64>;
112 i-cache-sets = <256>;
[all …]
H A Djuno-r2.dts93 i-cache-size = <0xc000>;
94 i-cache-line-size = <64>;
95 i-cache-sets = <256>;
96 d-cache-size = <0x8000>;
97 d-cache-line-size = <64>;
98 d-cache-sets = <256>;
99 next-level-cache = <&A72_L2>;
111 i-cache-size = <0xc000>;
112 i-cache-line-size = <64>;
113 i-cache-sets = <256>;
[all …]
/src/sys/contrib/openzfs/module/os/freebsd/spl/
H A Dspl_kmem.c143 struct kmem_cache *cache = private; in kmem_std_constructor() local
145 return (cache->kc_constructor(mem, cache->kc_private, flags)); in kmem_std_constructor()
151 struct kmem_cache *cache = private; in kmem_std_destructor() local
153 cache->kc_destructor(mem, cache->kc_private); in kmem_std_destructor()
161 kmem_cache_t *cache; in kmem_cache_create() local
165 cache = kmem_alloc(sizeof (*cache), KM_SLEEP); in kmem_cache_create()
166 strlcpy(cache->kc_name, name, sizeof (cache->kc_name)); in kmem_cache_create()
167 cache->kc_constructor = constructor; in kmem_cache_create()
168 cache->kc_destructor = destructor; in kmem_cache_create()
169 cache->kc_private = private; in kmem_cache_create()
[all …]
/src/tests/sys/cddl/zfs/tests/cache/
H A Dcache_test.sh37 . $(atf_get_srcdir)/cache.kshlib
38 . $(atf_get_srcdir)/cache.cfg
47 . $(atf_get_srcdir)/cache.kshlib
48 . $(atf_get_srcdir)/cache.cfg
64 . $(atf_get_srcdir)/cache.kshlib
65 . $(atf_get_srcdir)/cache.cfg
74 . $(atf_get_srcdir)/cache.kshlib
75 . $(atf_get_srcdir)/cache.cfg
91 . $(atf_get_srcdir)/cache.kshlib
92 . $(atf_get_srcdir)/cache.cfg
[all …]
/src/crypto/openssl/crypto/x509/
H A Dpcy_cache.c30 X509_POLICY_CACHE *cache = x->policy_cache; in policy_cache_create() local
36 cache->data = sk_X509_POLICY_DATA_new(policy_data_cmp); in policy_cache_create()
37 if (cache->data == NULL) { in policy_cache_create()
52 if (cache->anyPolicy) { in policy_cache_create()
56 cache->anyPolicy = data; in policy_cache_create()
57 } else if (sk_X509_POLICY_DATA_find(cache->data, data) >= 0) { in policy_cache_create()
60 } else if (!sk_X509_POLICY_DATA_push(cache->data, data)) { in policy_cache_create()
67 sk_X509_POLICY_DATA_sort(cache->data); in policy_cache_create()
77 sk_X509_POLICY_DATA_pop_free(cache->data, ossl_policy_data_free); in policy_cache_create()
78 cache->data = NULL; in policy_cache_create()
[all …]
/src/sys/contrib/device-tree/src/arm/broadcom/
H A Dbcm2836.dtsi43 /* Source for d/i-cache-line-size and d/i-cache-sets
47 * Source for d/i-cache-size
56 d-cache-size = <0x8000>;
57 d-cache-line-size = <64>;
58 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
59 i-cache-size = <0x8000>;
60 i-cache-line-size = <32>;
61 i-cache-sets = <512>; // 32KiB(size)/32(line-size)=1024ways/2-way set
62 next-level-cache = <&l2>;
70 d-cache-size = <0x8000>;
[all …]
/src/contrib/processor-trace/libipt/src/
H A Dpt_tnt_cache.c34 void pt_tnt_cache_init(struct pt_tnt_cache *cache) in pt_tnt_cache_init() argument
36 if (!cache) in pt_tnt_cache_init()
39 cache->tnt = 0ull; in pt_tnt_cache_init()
40 cache->index = 0ull; in pt_tnt_cache_init()
43 int pt_tnt_cache_is_empty(const struct pt_tnt_cache *cache) in pt_tnt_cache_is_empty() argument
45 if (!cache) in pt_tnt_cache_is_empty()
48 return cache->index == 0; in pt_tnt_cache_is_empty()
51 int pt_tnt_cache_query(struct pt_tnt_cache *cache) in pt_tnt_cache_query() argument
55 if (!cache) in pt_tnt_cache_query()
58 if (!cache->index) in pt_tnt_cache_query()
[all …]

12345678910>>...51