Home
last modified time | relevance | path

Searched refs:TargetRegisterInfo (Results 1 – 25 of 453) sorted by relevance

12345678910>>...19

/src/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetRegisterInfo.cpp53 TargetRegisterInfo::TargetRegisterInfo( in TargetRegisterInfo() function in TargetRegisterInfo
64 TargetRegisterInfo::~TargetRegisterInfo() = default;
66 bool TargetRegisterInfo::shouldRegionSplitForVirtReg( in shouldRegionSplitForVirtReg()
77 void TargetRegisterInfo::markSuperRegs(BitVector &RegisterSet, in markSuperRegs()
83 bool TargetRegisterInfo::checkAllSuperRegsMarked(const BitVector &RegisterSet, in checkAllSuperRegsMarked()
108 Printable printReg(Register Reg, const TargetRegisterInfo *TRI, in printReg()
139 Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI) { in printRegUnit()
162 Printable printVRegOrUnit(unsigned Unit, const TargetRegisterInfo *TRI) { in printVRegOrUnit()
173 const TargetRegisterInfo *TRI) { in printRegClassOrBank()
192 TargetRegisterInfo::getAllocatableClass(const TargetRegisterClass *RC) const { in getAllocatableClass()
[all …]
H A DRegisterCoalescer.h23 class TargetRegisterInfo; variable
29 const TargetRegisterInfo &TRI;
60 CoalescerPair(const TargetRegisterInfo &tri) : TRI(tri) {} in CoalescerPair()
65 const TargetRegisterInfo &tri) in CoalescerPair()
H A DInterferenceCache.h30 class TargetRegisterInfo; variable
117 void revalidate(LiveIntervalUnion *LIUArray, const TargetRegisterInfo *TRI);
120 bool valid(LiveIntervalUnion *LIUArray, const TargetRegisterInfo *TRI);
124 const TargetRegisterInfo *TRI, const MachineFunction *MF);
139 const TargetRegisterInfo *TRI = nullptr;
170 const TargetRegisterInfo *tri);
H A DTargetFrameLoweringImpl.cpp52 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getFrameIndexReference()
85 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in getCalleeSaves()
99 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in determineCalleeSaves()
152 const TargetRegisterInfo *RegInfo = MF.getSubtarget().getRegisterInfo(); in allocateScavengingFrameIndexesNearIncomingSP()
180 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getDwarfFrameBase()
H A DRegisterBank.cpp24 const TargetRegisterInfo &TRI) const { in verify()
66 LLVM_DUMP_METHOD void RegisterBank::dump(const TargetRegisterInfo *TRI) const { in dump()
72 const TargetRegisterInfo *TRI) const { in print()
/src/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/
H A DRISCVRegisterBankInfo.h23 class TargetRegisterInfo; variable
45 const TargetRegisterInfo &TRI) const;
49 const TargetRegisterInfo &TRI) const;
53 const TargetRegisterInfo &TRI) const;
57 const TargetRegisterInfo &TRI) const;
/src/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBankInfo.h25 class TargetRegisterInfo; variable
66 PPCRegisterBankInfo(const TargetRegisterInfo &TRI);
82 const TargetRegisterInfo &TRI,
87 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
91 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
/src/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.h24 class TargetRegisterInfo; variable
127 const TargetRegisterInfo &TRI,
132 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
136 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
140 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
147 AArch64RegisterBankInfo(const TargetRegisterInfo &TRI);
/src/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86RegisterBankInfo.h41 class TargetRegisterInfo; variable
70 const TargetRegisterInfo &TRI,
75 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
79 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
82 X86RegisterBankInfo(const TargetRegisterInfo &TRI);
/src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRegisterBank.h23 class TargetRegisterInfo; variable
57 bool verify(const RegisterBankInfo &RBI, const TargetRegisterInfo &TRI) const;
72 void dump(const TargetRegisterInfo *TRI = nullptr) const;
80 const TargetRegisterInfo *TRI = nullptr) const;
H A DMachineOutliner.h78 void initFromEndOfBlockToStartOfSeq(const TargetRegisterInfo &TRI) { in initFromEndOfBlockToStartOfSeq()
95 void initInSeq(const TargetRegisterInfo &TRI) { in initInSeq()
159 const TargetRegisterInfo &TRI) { in isAvailableAcrossAndOutOfSeq()
168 const TargetRegisterInfo &TRI) { in isAnyUnavailableAcrossOrOutOfSeq()
184 bool isAvailableInsideSeq(Register Reg, const TargetRegisterInfo &TRI) { in isAvailableInsideSeq()
H A DMachineInstr.h58 class TargetRegisterInfo; variable
1480 bool readsRegister(Register Reg, const TargetRegisterInfo *TRI) const {
1500 bool killsRegister(Register Reg, const TargetRegisterInfo *TRI) const {
1508 bool definesRegister(Register Reg, const TargetRegisterInfo *TRI) const {
1515 bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const {
1522 bool registerDefIsDead(Register Reg, const TargetRegisterInfo *TRI) const {
1533 int findRegisterUseOperandIdx(Register Reg, const TargetRegisterInfo *TRI,
1539 const TargetRegisterInfo *TRI,
1546 const TargetRegisterInfo *TRI,
1558 int findRegisterDefOperandIdx(Register Reg, const TargetRegisterInfo *TRI,
[all …]
H A DLiveRegUnits.h31 const TargetRegisterInfo *TRI = nullptr;
39 LiveRegUnits(const TargetRegisterInfo &TRI) { in LiveRegUnits()
50 const TargetRegisterInfo *TRI) { in accumulateUsedDefed()
73 void init(const TargetRegisterInfo &TRI) { in init()
H A DDetectDeadLanes.h40 class TargetRegisterInfo; variable
52 const TargetRegisterInfo *TRI);
99 const TargetRegisterInfo *TRI;
/src/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZFrameLowering.h70 const TargetRegisterInfo *TRI,
77 const TargetRegisterInfo *TRI) const override;
82 const TargetRegisterInfo *TRI) const override;
126 const TargetRegisterInfo *TRI,
135 const TargetRegisterInfo *TRI) const override;
141 const TargetRegisterInfo *TRI) const override;
/src/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/
H A DDwarfExpression.h31 class TargetRegisterInfo; variable
159 virtual bool isFrameRegister(const TargetRegisterInfo &TRI,
187 bool addMachineReg(const TargetRegisterInfo &TRI, llvm::Register MachineReg,
266 bool addMachineRegExpression(const TargetRegisterInfo &TRI,
334 bool isFrameRegister(const TargetRegisterInfo &TRI,
364 bool isFrameRegister(const TargetRegisterInfo &TRI,
/src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBlockRanges.h29 class TargetRegisterInfo; variable
150 const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI);
153 PrintRangeMap(const RegToRangeMap &M, const TargetRegisterInfo &I) in PrintRangeMap()
160 const TargetRegisterInfo &TRI;
165 const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI);
173 const TargetRegisterInfo &TRI;
/src/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsInstrInfo.h39 class TargetRegisterInfo; variable
140 const TargetRegisterInfo *TRI, in storeRegToStackSlot()
148 const TargetRegisterInfo *TRI, in loadRegFromStackSlot()
157 const TargetRegisterInfo *TRI,
164 const TargetRegisterInfo *TRI,
H A DMipsFrameLowering.cpp95 const TargetRegisterInfo *TRI = STI.getRegisterInfo(); in hasFP()
104 const TargetRegisterInfo *TRI = STI.getRegisterInfo(); in hasBP()
116 const TargetRegisterInfo &TRI = *STI.getRegisterInfo(); in estimateStackSize()
/src/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCFrameLowering.h46 const TargetRegisterInfo *TRI) const override;
52 const TargetRegisterInfo *TRI) const override;
64 llvm::MachineFunction &, const llvm::TargetRegisterInfo *,
/src/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.h34 const TargetRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
73 const TargetRegisterInfo *TRI,
79 const TargetRegisterInfo *TRI,
H A DXCoreMachineFunctionInfo.cpp46 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createLRSpillSlot()
64 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createFPSpillSlot()
77 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createEHSpillSlot()
/src/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.h58 const TargetRegisterInfo *RegisterInfo,
65 const TargetRegisterInfo *RegisterInfo,
74 const TargetRegisterInfo *TRI) const override;
79 const TargetRegisterInfo *TRI) const;
/src/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYFrameLowering.h46 MachineFunction &MF, const TargetRegisterInfo *TRI, in assignCalleeSavedSpillSlots()
57 const TargetRegisterInfo *TRI) const override;
62 const TargetRegisterInfo *TRI) const override;
/src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.h204 const TargetRegisterInfo *TRI,
301 const TargetRegisterInfo &TRI) const override;
388 const TargetRegisterInfo *TRI) const override;
395 const TargetRegisterInfo *TRI) const override;
401 const TargetRegisterInfo *TRI) const override;
426 const TargetRegisterInfo *TRI,
432 const TargetRegisterInfo *TRI,
529 const TargetRegisterInfo *TRI) const override;
531 const TargetRegisterInfo *TRI) const override;
533 const TargetRegisterInfo *TRI) const override;

12345678910>>...19