/qemu/target/i386/ |
H A D | monitor.c | 73 unsigned int l1, l2; in tlb_info_32() local 85 for(l2 = 0; l2 < 1024; l2++) { in tlb_info_32() 86 cpu_physical_memory_read((pde & ~0xfff) + l2 * 4, &pte, 4); in tlb_info_32() 89 print_pte(mon, env, (l1 << 22) + (l2 << 12), in tlb_info_32() 101 unsigned int l1, l2, l3; in tlb_info_pae32() local 111 for (l2 = 0; l2 < 512; l2++) { in tlb_info_pae32() 112 cpu_physical_memory_read(pd_addr + l2 * 8, &pde, 8); in tlb_info_pae32() 117 print_pte(mon, env, (l1 << 30) + (l2 << 21), pde, in tlb_info_pae32() 125 print_pte(mon, env, (l1 << 30) + (l2 << 21) in tlb_info_pae32() 142 uint64_t l1, l2, l3, l4; in tlb_info_la48() local [all …]
|
/qemu/target/mips/tcg/ |
H A D | loong_translate.c | 32 TCGLabel *l1, *l2, *l3; in gen_lext_DIV_G() local 42 l2 = gen_new_label(); in gen_lext_DIV_G() 57 tcg_gen_brcondi_tl(TCG_COND_NE, t0, is_double ? LLONG_MIN : INT_MIN, l2); in gen_lext_DIV_G() 58 tcg_gen_brcondi_tl(TCG_COND_NE, t1, -1LL, l2); in gen_lext_DIV_G() 62 gen_set_label(l2); in gen_lext_DIV_G() 86 TCGLabel *l1, *l2; in gen_lext_DIVU_G() local 96 l2 = gen_new_label(); in gen_lext_DIVU_G() 108 tcg_gen_br(l2); in gen_lext_DIVU_G() 114 gen_set_label(l2); in gen_lext_DIVU_G() 133 TCGLabel *l1, *l2, *l3; in gen_lext_MOD_G() local [all …]
|
/qemu/tests/qemu-iotests/ |
H A D | 242.out | 19 extended l2: false 46 extended l2: false 85 extended l2: false 129 extended l2: false 174 extended l2: false
|
H A D | 103.out | 8 qemu-io: can't open device TEST_DIR/t.IMGFMT: cache-size, l2-cache-size and refcount-cache-size may… 9 qemu-io: can't open device TEST_DIR/t.IMGFMT: l2-cache-size may not exceed cache-size 11 qemu-io: can't open device TEST_DIR/t.IMGFMT: cache-size, l2-cache-size and refcount-cache-size may…
|
H A D | 274.out | 54 extended l2: false 80 extended l2: false 112 extended l2: false 136 extended l2: false 168 extended l2: false
|
H A D | 137.out | 19 qemu-io: cache-size, l2-cache-size and refcount-cache-size may not be set at the same time 20 qemu-io: l2-cache-size may not exceed cache-size
|
H A D | 206.out | 25 extended l2: false 49 extended l2: false 73 extended l2: false 153 extended l2: false
|
H A D | 302.out | 24 extended l2: false
|
H A D | 061.out | 560 extended l2: false 589 extended l2: false 605 extended l2: false 622 extended l2: false 636 extended l2: false 651 extended l2: false
|
H A D | 061 | 77 driver=qcow2,file.filename=$TEST_IMG,l2-cache-entry-size=4096
|
/qemu/target/m68k/ |
H A D | op_helper.c | 762 int16_t l1, l2; in HELPER() local 766 l2 = cpu_lduw_data_ra(env, a2, ra); in HELPER() 767 if (l1 == c1 && l2 == c2) { in HELPER() 776 env->cc_n = l2; in HELPER() 781 env->dregs[Dc2] = deposit32(env->dregs[Dc2], 0, 16, l2); in HELPER() 795 uint32_t l1, l2; in do_cas2l() local 811 l2 = l; in do_cas2l() 816 l2 = l >> 32; in do_cas2l() 827 l2 = cpu_ldl_data_ra(env, a2, ra); in do_cas2l() 828 if (l1 == c1 && l2 == c2) { in do_cas2l() [all …]
|
H A D | softfloat.c | 721 floatx80 fp0, fp1, fp2, fp3, l2, scale, adjscale; in floatx80_etox() local 778 l2 = packFloatx80(0, 0x3FDC, UINT64_C(0x82E308654361C4C6)); in floatx80_etox() 779 fp2 = floatx80_mul(fp2, l2, status); /* N * L2, L1+L2 = -log2/64 */ in floatx80_etox() 2298 floatx80 fp0, fp1, fp2, fp3, l2, sc, onebysc; in floatx80_etoxm1() local 2352 l2 = packFloatx80(0, 0x3FDC, UINT64_C(0x82E308654361C4C6)); in floatx80_etoxm1() 2353 fp2 = floatx80_mul(fp2, l2, status); /* N * L2, L1+L2 = -log2/64 */ in floatx80_etoxm1()
|
/qemu/docs/ |
H A D | qcow2-cache.txt | 119 "l2-cache-size": maximum size of the L2 table cache 130 value can be modified using the "l2-cache-size" option. QEMU will not use 144 - At most two of "l2-cache-size", "refcount-cache-size", and "cache-size" 171 "l2-cache-entry-size" parameter: 173 -drive file=hd.qcow2,l2-cache-size=2097152,l2-cache-entry-size=4096 175 Since QEMU 4.0 the value of l2-cache-entry-size defaults to 4KB (or 200 this is necessary and you can omit the "l2-cache-entry-size"
|
/qemu/target/ppc/translate/ |
H A D | storage-ctrl-impl.c.inc | 134 TCGLabel *l1, *l2; 143 l2 = gen_new_label(); 147 tcg_gen_br(l2); 150 gen_set_label(l2);
|
H A D | spe-impl.c.inc | 162 TCGLabel *l2 = gen_new_label(); 169 tcg_gen_br(l2); 172 gen_set_label(l2); 178 TCGLabel *l2 = gen_new_label(); 185 tcg_gen_br(l2); 188 gen_set_label(l2); 194 TCGLabel *l2 = gen_new_label(); 201 tcg_gen_br(l2); 204 gen_set_label(l2); 261 TCGLabel *l2 = gen_new_label(); \ [all …]
|
/qemu/qapi/ |
H A D | machine-common.json | 74 # @l2: L2 (unified) cache. 81 'data': [ 'l1d', 'l1i', 'l2', 'l3' ] }
|
/qemu/tests/image-fuzzer/qcow2/ |
H A D | layout.py | 297 l2 = [] 318 l2 = [] 328 l2.append(create_l2_entry(host, guest, 330 self.l2_tables = FieldsList(l2)
|
/qemu/target/riscv/insn_trans/ |
H A D | trans_rva.c.inc | 62 TCGLabel *l2 = gen_new_label(); 78 tcg_gen_br(l2); 89 gen_set_label(l2);
|
/qemu/hw/net/ |
H A D | net_tx_pkt.c | 855 struct iovec *l2 = &pkt->vec[NET_TX_PKT_L2HDR_FRAG]; in net_tx_pkt_fix_ip6_payload_len() local 856 if (eth_get_l3_proto(l2, 1, l2->iov_len) == ETH_P_IPV6) { in net_tx_pkt_fix_ip6_payload_len()
|
/qemu/target/s390x/tcg/ |
H A D | vec_string_helper.c | 374 const uint32_t l2 = s390_vec_read_element(v3, j + 1, es); in vstrc() local 380 element_compare(data, l2, c2)) { in vstrc()
|
H A D | translate_vx.c.inc | 1957 TCGv_i64 l1, h1, l2, h2; 1966 l2 = tcg_temp_new_i64(); 1979 read_vec_element_i64(l2, get_field(s, v2), 1, ES_64); 1981 tcg_gen_mulu2_i64(l2, h2, l2, h2); 1984 tcg_gen_add2_i64(l2, h2, l2, h2, l2, h2); 1988 tcg_gen_add2_i64(l1, h1, l1, h1, l2, h2); 1991 read_vec_element_i64(l2, get_field(s, v4), 1, ES_64); 1992 tcg_gen_add2_i64(l1, h1, l1, h1, l2, h2);
|
/qemu/block/ |
H A D | meson.build | 82 'qed-l2-cache.c',
|
/qemu/hw/intc/ |
H A D | arm_gicv3_its.c | 147 uint64_t l2; in table_entry_addr() local 160 l2 = address_space_ldq_le(as, in table_entry_addr() 166 if (!(l2 & L2_TABLE_VALID_MASK)) { in table_entry_addr() 171 return (l2 & ((1ULL << 51) - 1)) + (idx % num_l2_entries) * td->entry_sz; in table_entry_addr()
|
/qemu/docs/about/ |
H A D | emulation.rst | 757 * - l2=on 762 - L2 cache size (default: 2097152 (2MB)), implies ``l2=on`` 764 - L2 cache block size (default: 64), implies ``l2=on`` 766 - L2 cache associativity (default: 16), implies ``l2=on``
|
/qemu/pc-bios/dtb/ |
H A D | canyonlands.dts | 118 compatible = "ibm,l2-cache-460ex", "ibm,l2-cache";
|