Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h7091 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_5_0_offset.h12933 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_6_0_offset.h6085 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_1_2_offset.h7332 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_1_4_offset.h13999 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_2_1_offset.h5633 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_5_1_offset.h12912 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_4_1_0_offset.h6173 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro
H A Ddcn_3_1_6_offset.h7552 #define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX macro