Home
last modified time | relevance | path

Searched refs:userd (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dchan.c282 nvkm_memory_unref(&chan->userd.mem); in nvkm_chan_del()
348 struct nvkm_memory *userd, u64 ouserd, struct nvkm_chan **pchan) in nvkm_chan_new_() argument
358 (!func->userd->bar == !userd) || in nvkm_chan_new_()
365 func->userd->bar, userd, func->ramfc->ctxdma, dmaobj, in nvkm_chan_new_()
442 if (!func->userd->bar) { in nvkm_chan_new_()
443 if (ouserd + chan->func->userd->size >= in nvkm_chan_new_()
444 nvkm_memory_size(userd)) { in nvkm_chan_new_()
449 ret = nvkm_memory_kmap(userd, &chan->userd.mem); in nvkm_chan_new_()
455 chan->userd.base = ouserd; in nvkm_chan_new_()
457 chan->userd.mem = nvkm_memory_ref(fifo->userd.mem); in nvkm_chan_new_()
[all …]
H A Dgf100.c87 const u64 userd = nvkm_memory_addr(chan->userd.mem) + chan->userd.base; in gf100_chan_ramfc_write() local
91 nvkm_wo32(chan->inst, 0x08, lower_32_bits(userd)); in gf100_chan_ramfc_write()
92 nvkm_wo32(chan->inst, 0x0c, upper_32_bits(userd)); in gf100_chan_ramfc_write()
120 nvkm_kmap(chan->userd.mem); in gf100_chan_userd_clear()
121 nvkm_wo32(chan->userd.mem, chan->userd.base + 0x040, 0x00000000); in gf100_chan_userd_clear()
122 nvkm_wo32(chan->userd.mem, chan->userd.base + 0x044, 0x00000000); in gf100_chan_userd_clear()
123 nvkm_wo32(chan->userd.mem, chan->userd.base + 0x048, 0x00000000); in gf100_chan_userd_clear()
124 nvkm_wo32(chan->userd.mem, chan->userd.base + 0x04c, 0x00000000); in gf100_chan_userd_clear()
125 nvkm_wo32(chan->userd.mem, chan->userd.base + 0x050, 0x00000000); in gf100_chan_userd_clear()
126 nvkm_wo32(chan->userd.mem, chan->userd.base + 0x058, 0x00000000); in gf100_chan_userd_clear()
[all …]
H A Duchan.c261 if (!chan->func->userd->bar) in nvkm_uchan_map()
265 *addr = device->func->resource_addr(device, chan->func->userd->bar) + in nvkm_uchan_map()
266 chan->func->userd->base + chan->userd.base; in nvkm_uchan_map()
267 *size = chan->func->userd->size; in nvkm_uchan_map()
337 struct nvkm_memory *userd = NULL; in nvkm_uchan_new() local
369 userd = nvkm_umem_search(oclass->client, args->v0.huserd); in nvkm_uchan_new()
370 if (IS_ERR(userd)) { in nvkm_uchan_new()
371 ret = PTR_ERR(userd); in nvkm_uchan_new()
372 userd = NULL; in nvkm_uchan_new()
388 args->v0.length, userd, args->v0.ouserd, &uchan->chan); in nvkm_uchan_new()
[all …]
H A Dgv100.c43 const u64 userd = nvkm_memory_addr(chan->userd.mem) + chan->userd.base; in gv100_chan_ramfc_write() local
47 nvkm_wo32(chan->inst, 0x008, lower_32_bits(userd)); in gv100_chan_ramfc_write()
48 nvkm_wo32(chan->inst, 0x00c, upper_32_bits(userd)); in gv100_chan_ramfc_write()
80 .userd = &gv100_chan_userd,
184 const u64 user = nvkm_memory_addr(chan->userd.mem) + chan->userd.base; in gv100_runl_insert_chan()
H A Dbase.c306 if (fifo->func->chan.func->userd->bar == NVKM_BAR1_FB) { in nvkm_fifo_oneinit()
310 fifo->func->chan.func->userd->size, 0, true, in nvkm_fifo_oneinit()
311 &fifo->userd.mem); in nvkm_fifo_oneinit()
315 ret = nvkm_vmm_get(bar1, 12, nvkm_memory_size(fifo->userd.mem), &fifo->userd.bar1); in nvkm_fifo_oneinit()
319 ret = nvkm_memory_map(fifo->userd.mem, 0, bar1, fifo->userd.bar1, NULL, 0); in nvkm_fifo_oneinit()
340 if (fifo->userd.bar1) in nvkm_fifo_dtor()
341 nvkm_vmm_put(nvkm_bar_bar1_vmm(engine->subdev.device), &fifo->userd.bar1); in nvkm_fifo_dtor()
342 nvkm_memory_unref(&fifo->userd.mem); in nvkm_fifo_dtor()
H A Dgk104.c84 const u64 userd = nvkm_memory_addr(chan->userd.mem) + chan->userd.base; in gk104_chan_ramfc_write() local
88 nvkm_wo32(chan->inst, 0x08, lower_32_bits(userd)); in gk104_chan_ramfc_write()
89 nvkm_wo32(chan->inst, 0x0c, upper_32_bits(userd)); in gk104_chan_ramfc_write()
124 .userd = &gk104_chan_userd,
748 if (fifo->func->chan.func->userd->bar == NVKM_BAR1_FB) in gk104_fifo_init()
749 nvkm_wr32(device, 0x002254, 0x10000000 | fifo->userd.bar1->addr >> 12); in gk104_fifo_init()
H A Dchan.h31 } *userd; member
58 u64 offset, u64 length, struct nvkm_memory *userd, u64 userd_bar1,
H A Dnv10.c80 .userd = &nv04_chan_userd,
H A Dgk110.c51 .userd = &gk104_chan_userd,
H A Dnv17.c86 .userd = &nv04_chan_userd,
H A Dgm107.c36 .userd = &gk104_chan_userd,
H A Dnv40.c104 .userd = &nv40_chan_userd,
H A Dtu102.c52 .userd = &gv100_chan_userd,
H A Dg84.c97 .userd = &nv50_chan_userd,
/linux/drivers/gpu/drm/nouveau/nvif/
H A Dchan506f.c11 nvif_wr32(&chan->userd, 0x8c, chan->gpfifo.cur); in nvif_chan506f_gpfifo_kick()
37 return nvif_rd32(&chan->userd, 0x88); in nvif_chan506f_gpfifo_read_get()
43 u32 tlgetlo = nvif_rd32(&chan->userd, 0x58); in nvif_chan506f_read_get()
44 u32 tlgethi = nvif_rd32(&chan->userd, 0x5c); in nvif_chan506f_read_get()
66 nvif_chan506f_ctor(struct nvif_chan *chan, void *userd, void *gpfifo, u32 gpfifo_size, in nvif_chan506f_ctor() argument
69 nvif_chan_gpfifo_ctor(&nvif_chan506f, userd, gpfifo, gpfifo_size, in nvif_chan506f_ctor()
H A Dchanc36f.c16 nvif_wr32(&chan->userd, 0x8c, chan->gpfifo.cur); in nvif_chanc36f_gpfifo_kick()
19 nvif_rd32(&chan->userd, 0); /* ensure BAR1 writes are flushed to vidmem */ in nvif_chanc36f_gpfifo_kick()
63 nvif_chanc36f_ctor(struct nvif_chan *chan, void *userd, void *gpfifo, u32 gpfifo_size, in nvif_chanc36f_ctor() argument
69 ret = nvif_chan906f_ctor_(&nvif_chanc36f, userd, gpfifo, gpfifo_size, in nvif_chanc36f_ctor()
H A Dchan906f.c77 nvif_chan906f_ctor_(const struct nvif_chan_func *func, void *userd, void *gpfifo, u32 gpfifo_size, in nvif_chan906f_ctor_() argument
81 nvif_chan_gpfifo_ctor(func, userd, gpfifo, gpfifo_size, push, push_addr, push_size, chan); in nvif_chan906f_ctor_()
88 nvif_chan906f_ctor(struct nvif_chan *chan, void *userd, void *gpfifo, u32 gpfifo_size, in nvif_chan906f_ctor() argument
91 return nvif_chan906f_ctor_(&nvif_chan906f, userd, gpfifo, gpfifo_size, in nvif_chan906f_ctor()
H A Dchan.c96 nvif_chan_gpfifo_ctor(const struct nvif_chan_func *func, void *userd, void *gpfifo, u32 gpfifo_size, in nvif_chan_gpfifo_ctor() argument
101 chan->userd.map.ptr = userd; in nvif_chan_gpfifo_ctor()
/linux/drivers/gpu/drm/nouveau/include/nvif/
H A Dchan.h31 } userd; member
53 void nvif_chan_gpfifo_ctor(const struct nvif_chan_func *, void *userd, void *gpfifo, u32 gpfifo_siz…
62 int nvif_chan906f_ctor_(const struct nvif_chan_func *, void *userd, void *gpfifo, u32 gpfifo_size,
69 int nvif_chan506f_ctor(struct nvif_chan *, void *userd, void *gpfifo, u32 gpfifo_size,
71 int nvif_chan906f_ctor(struct nvif_chan *, void *userd, void *gpfifo, u32 gpfifo_size,
73 int nvif_chanc36f_ctor(struct nvif_chan *, void *userd, void *gpfifo, u32 gpfifo_size,
/linux/drivers/gpu/drm/nouveau/include/nvkm/engine/
H A Dfifo.h26 } userd; member
81 } userd; member
/linux/drivers/gpu/drm/nouveau/
H A Dnouveau_chan.c331 chan->userd = &chan->mem_userd.object; in nouveau_channel_ctor()
333 chan->userd = &chan->user; in nouveau_channel_ctor()
362 ret = nvif_object_map(chan->userd, NULL, 0); in nouveau_channel_init()
439 ret = nvif_chan506f_ctor(&chan->chan, chan->userd->map.ptr, in nouveau_channel_init()
446 ret = nvif_chan906f_ctor(&chan->chan, chan->userd->map.ptr, in nouveau_channel_init()
453 ret = nvif_chanc36f_ctor(&chan->chan, chan->userd->map.ptr, in nouveau_channel_init()
H A Dnouveau_chan.h16 struct nvif_object *userd; member
H A Dnouveau_dma.c45 val = nvif_rd32(chan->userd, chan->user_get); in READ_GET()
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/
H A Dfifo.c129 args->userdMem.size = fifo->func->chan.func->userd->size; in r535_chan_alloc()
185 nvkm_memory_addr(chan->userd.mem) + chan->userd.base, in r535_chan_ramfc_write()
232 .userd = &gv100_chan_userd,
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r570/
H A Dfifo.c74 args->userdMem.size = fifo->func->chan.func->userd->size; in r570_chan_alloc()

12