Home
last modified time | relevance | path

Searched refs:tiling (Results 1 – 25 of 48) sorted by relevance

12

/linux/drivers/gpu/drm/ci/xfails/
H A Dvirtio_gpu-none-fails.txt6 kms_bw@connected-linear-tiling-1-displays-1920x1080p,Fail
7 kms_bw@connected-linear-tiling-1-displays-2160x1440p,Fail
8 kms_bw@connected-linear-tiling-1-displays-2560x1440p,Fail
9 kms_bw@connected-linear-tiling-1-displays-3840x2160p,Fail
10 kms_bw@connected-linear-tiling-10-displays-1920x1080p,Fail
11 kms_bw@connected-linear-tiling-10-displays-2160x1440p,Fail
12 kms_bw@connected-linear-tiling-10-displays-2560x1440p,Fail
13 kms_bw@connected-linear-tiling-10-displays-3840x2160p,Fail
14 kms_bw@connected-linear-tiling-11-displays-1920x1080p,Fail
15 kms_bw@connected-linear-tiling-11-displays-2160x1440p,Fail
[all …]
H A Dmediatek-mt8173-fails.txt2 kms_bw@connected-linear-tiling-1-displays-1920x1080p,Fail
3 kms_bw@connected-linear-tiling-1-displays-2560x1440p,Fail
4 kms_bw@connected-linear-tiling-1-displays-3840x2160p,Fail
5 kms_bw@connected-linear-tiling-2-displays-1920x1080p,Fail
6 kms_bw@connected-linear-tiling-2-displays-2160x1440p,Fail
7 kms_bw@connected-linear-tiling-2-displays-2560x1440p,Fail
8 kms_bw@connected-linear-tiling-2-displays-3840x2160p,Fail
9 kms_bw@linear-tiling-1-displays-1920x1080p,Fail
10 kms_bw@linear-tiling-1-displays-2160x1440p,Fail
11 kms_bw@linear-tiling-1-displays-2560x1440p,Fail
[all …]
H A Dmediatek-mt8183-fails.txt2 kms_bw@connected-linear-tiling-1-displays-1920x1080p,Fail
3 kms_bw@connected-linear-tiling-1-displays-2160x1440p,Fail
4 kms_bw@connected-linear-tiling-1-displays-2560x1440p,Fail
5 kms_bw@connected-linear-tiling-1-displays-3840x2160p,Fail
6 kms_bw@linear-tiling-1-displays-1920x1080p,Fail
7 kms_bw@linear-tiling-1-displays-2160x1440p,Fail
8 kms_bw@linear-tiling-1-displays-3840x2160p,Fail
H A Drockchip-rk3399-flakes.txt6 kms_bw@linear-tiling-1-displays-2560x1440p
48 kms_bw@connected-linear-tiling-1-displays-2560x1440p
69 kms_bw@linear-tiling-2-displays-2160x1440p
83 kms_bw@linear-tiling-1-displays-2160x1440p
90 kms_plane_multiple@tiling-none
97 kms_bw@linear-tiling-1-displays-1920x1080p
125 kms_bw@linear-tiling-2-displays-1920x1080p
139 kms_bw@connected-linear-tiling-1-displays-2160x1440p
146 kms_bw@linear-tiling-1-displays-3840x2160p
H A Dmediatek-mt8183-flakes.txt6 kms_bw@linear-tiling-1-displays-2560x1440p
H A Dmediatek-mt8173-flakes.txt48 kms_bw@connected-linear-tiling-1-displays-2160x1440p
H A Di915-glk-fails.txt32 kms_frontbuffer_tracking@fbc-tiling-linear,Fail
/linux/drivers/gpu/drm/tegra/
H A Dfb.c38 struct tegra_bo_tiling *tiling) in tegra_fb_get_tiling() argument
44 tiling->sector_layout = TEGRA_BO_SECTOR_LAYOUT_TEGRA; in tegra_fb_get_tiling()
46 tiling->sector_layout = TEGRA_BO_SECTOR_LAYOUT_GPU; in tegra_fb_get_tiling()
53 tiling->mode = TEGRA_BO_TILING_MODE_PITCH; in tegra_fb_get_tiling()
54 tiling->value = 0; in tegra_fb_get_tiling()
58 tiling->mode = TEGRA_BO_TILING_MODE_TILED; in tegra_fb_get_tiling()
59 tiling->value = 0; in tegra_fb_get_tiling()
63 tiling->mode = TEGRA_BO_TILING_MODE_BLOCK; in tegra_fb_get_tiling()
64 tiling->value = 0; in tegra_fb_get_tiling()
68 tiling->mode = TEGRA_BO_TILING_MODE_BLOCK; in tegra_fb_get_tiling()
[all …]
H A Dhub.c433 struct tegra_bo_tiling *tiling = &plane_state->tiling; in tegra_shared_plane_atomic_check() local
447 err = tegra_fb_get_tiling(new_plane_state->fb, tiling); in tegra_shared_plane_atomic_check()
451 if (tiling->mode == TEGRA_BO_TILING_MODE_BLOCK && in tegra_shared_plane_atomic_check()
457 if (tiling->sector_layout == TEGRA_BO_SECTOR_LAYOUT_GPU && in tegra_shared_plane_atomic_check()
637 if (tegra_plane_state->tiling.sector_layout == TEGRA_BO_SECTOR_LAYOUT_GPU) in tegra_shared_plane_atomic_update()
717 unsigned long height = tegra_plane_state->tiling.value; in tegra_shared_plane_atomic_update()
720 switch (tegra_plane_state->tiling.mode) { in tegra_shared_plane_atomic_update()
H A Dgem.h70 struct tegra_bo_tiling tiling; member
H A Dplane.h49 struct tegra_bo_tiling tiling; member
H A Dplane.c63 copy->tiling = state->tiling; in tegra_plane_atomic_duplicate_state()
285 tegra_state->tiling.mode == TEGRA_BO_TILING_MODE_TILED) in tegra_plane_calculate_memory_bandwidth()
H A Ddc.c429 unsigned long height = window->tiling.value; in tegra_dc_setup_window()
431 switch (window->tiling.mode) { in tegra_dc_setup_window()
448 switch (window->tiling.mode) { in tegra_dc_setup_window()
628 struct tegra_bo_tiling *tiling = &plane_state->tiling; in tegra_plane_atomic_check() local
660 err = tegra_fb_get_tiling(new_plane_state->fb, tiling); in tegra_plane_atomic_check()
664 if (tiling->mode == TEGRA_BO_TILING_MODE_BLOCK && in tegra_plane_atomic_check()
760 window.tiling = tegra_plane_state->tiling; in tegra_plane_atomic_update()
H A Ddrm.c651 bo->tiling.mode = mode; in tegra_gem_set_tiling()
652 bo->tiling.value = value; in tegra_gem_set_tiling()
673 switch (bo->tiling.mode) { in tegra_gem_get_tiling()
686 args->value = bo->tiling.value; in tegra_gem_get_tiling()
/linux/drivers/gpu/drm/i915/gem/
H A Di915_gem_tiling.c55 u32 size, unsigned int tiling, unsigned int stride) in i915_gem_fence_size() argument
61 if (tiling == I915_TILING_NONE) in i915_gem_fence_size()
67 stride *= i915_gem_tile_height(tiling); in i915_gem_fence_size()
95 unsigned int tiling, unsigned int stride) in i915_gem_fence_alignment() argument
103 if (tiling == I915_TILING_NONE) in i915_gem_fence_alignment()
113 return i915_gem_fence_size(i915, size, tiling, stride); in i915_gem_fence_alignment()
119 unsigned int tiling, unsigned int stride) in i915_tiling_ok() argument
125 if (tiling == I915_TILING_NONE) in i915_tiling_ok()
128 if (tiling > I915_TILING_LAST) in i915_tiling_ok()
148 if (tiling == I915_TILING_Y && HAS_128_BYTE_Y_TILING(i915)) in i915_tiling_ok()
[all …]
H A Di915_gem_tiling.h16 unsigned int tiling, unsigned int stride);
18 unsigned int tiling, unsigned int stride);
H A Di915_gem_object.h333 i915_gem_tile_height(unsigned int tiling) in i915_gem_tile_height() argument
335 GEM_BUG_ON(!tiling); in i915_gem_tile_height()
336 return tiling == I915_TILING_Y ? 32 : 8; in i915_gem_tile_height()
353 unsigned int tiling, unsigned int stride);
/linux/drivers/gpu/drm/i915/display/
H A Dintel_fb_bo.c27 unsigned int tiling, stride; in intel_fb_bo_framebuffer_init() local
30 tiling = i915_gem_object_get_tiling(obj); in intel_fb_bo_framebuffer_init()
39 if (tiling != I915_TILING_NONE && in intel_fb_bo_framebuffer_init()
40 tiling != intel_fb_modifier_to_tiling(mode_cmd->modifier[0])) { in intel_fb_bo_framebuffer_init()
46 if (tiling == I915_TILING_X) { in intel_fb_bo_framebuffer_init()
48 } else if (tiling == I915_TILING_Y) { in intel_fb_bo_framebuffer_init()
60 tiling != intel_fb_modifier_to_tiling(mode_cmd->modifier[0])) { in intel_fb_bo_framebuffer_init()
70 if (tiling != I915_TILING_NONE && mode_cmd->pitches[0] != stride) { in intel_fb_bo_framebuffer_init()
/linux/drivers/gpu/drm/i915/gem/selftests/
H A Di915_gem_client_blt.c99 enum client_tiling tiling; member
137 if (buf->tiling == CLIENT_TILING_X && !fastblit_supports_x_tiling(buf->vma->vm->i915)) in fast_blit_ok()
171 if (src->tiling == CLIENT_TILING_Y) { in prepare_blit()
175 } else if (src->tiling == CLIENT_TILING_X) { in prepare_blit()
182 if (dst->tiling == CLIENT_TILING_Y) { in prepare_blit()
186 } else if (dst->tiling == CLIENT_TILING_X) { in prepare_blit()
208 if (src->tiling == CLIENT_TILING_Y) in prepare_blit()
210 if (dst->tiling == CLIENT_TILING_Y) in prepare_blit()
228 if (src->tiling) { in prepare_blit()
234 if (dst->tiling) { in prepare_blit()
[all …]
H A Di915_gem_mman.c37 unsigned int tiling; member
50 if (tile->tiling == I915_TILING_NONE) in tiled_offset()
56 if (tile->tiling == I915_TILING_X) { in tiled_offset()
110 err = i915_gem_object_set_tiling(obj, tile->tiling, tile->stride); in check_partial_mapping()
113 tile->tiling, tile->stride, err); in check_partial_mapping()
117 GEM_BUG_ON(i915_gem_object_get_tiling(obj) != tile->tiling); in check_partial_mapping()
168 tile->tiling ? tile_row_pages(obj) : 0, in check_partial_mapping()
169 vma->fence ? vma->fence->id : -1, tile->tiling, tile->stride, in check_partial_mapping()
198 err = i915_gem_object_set_tiling(obj, tile->tiling, tile->stride); in check_partial_mappings()
201 tile->tiling, tile->stride, err); in check_partial_mappings()
[all …]
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_ggtt_fencing.c79 if (fence->tiling) { in i965_write_fence_reg()
88 if (fence->tiling == I915_TILING_Y) in i965_write_fence_reg()
120 if (fence->tiling) { in i915_write_fence_reg()
122 unsigned int tiling = fence->tiling; in i915_write_fence_reg() local
123 bool is_y_tiled = tiling == I915_TILING_Y; in i915_write_fence_reg()
154 if (fence->tiling) { in i830_write_fence_reg()
158 if (fence->tiling == I915_TILING_Y) in i830_write_fence_reg()
211 fence->tiling = 0; in fence_update()
230 fence->tiling = i915_gem_object_get_tiling(vma->obj); in fence_update()
307 fence->tiling = 0; in i915_vma_revoke_fence()
H A Dintel_ggtt_fencing.h40 u32 tiling; member
/linux/drivers/gpu/drm/vc4/
H A Dvc4_render_cl.c442 uint8_t tiling = VC4_GET_FIELD(surf->bits, in vc4_rcl_surface_setup() local
493 if (tiling > VC4_TILING_FORMAT_LT) { in vc4_rcl_surface_setup()
527 if (!vc4_check_tex_size(exec, *obj, surf->offset, tiling, in vc4_rcl_surface_setup()
541 uint8_t tiling = VC4_GET_FIELD(surf->bits, in vc4_rcl_render_config_surface_setup() local
570 if (tiling > VC4_TILING_FORMAT_LT) { in vc4_rcl_render_config_surface_setup()
588 if (!vc4_check_tex_size(exec, *obj, surf->offset, tiling, in vc4_rcl_render_config_surface_setup()
H A Dvc4_plane.c1221 u32 tiling, src_x, src_y; in vc4_plane_mode_set() local
1273 tiling = SCALER_CTL0_TILING_LINEAR; in vc4_plane_mode_set()
1331 tiling = SCALER_CTL0_TILING_256B_OR_T; in vc4_plane_mode_set()
1366 tiling = SCALER_CTL0_TILING_128B; in vc4_plane_mode_set()
1372 tiling = SCALER_CTL0_TILING_64B; in vc4_plane_mode_set()
1375 tiling = SCALER_CTL0_TILING_128B; in vc4_plane_mode_set()
1378 tiling = SCALER_CTL0_TILING_256B_OR_T; in vc4_plane_mode_set()
1491 VC4_SET_FIELD(tiling, SCALER_CTL0_TILING) | in vc4_plane_mode_set()
1529 VC4_SET_FIELD(tiling, SCALER_CTL0_TILING) | in vc4_plane_mode_set()
1751 u32 tiling, src_x, src_y; in vc6_plane_mode_set() local
[all …]
/linux/drivers/staging/media/ipu3/
H A Dipu3-css-params.c313 unsigned int tiling; member
426 unsigned int tiling = 0; in imgu_css_osys_calc_frame_and_stripe_params() local
466 &tiling); in imgu_css_osys_calc_frame_and_stripe_params()
472 frame_params[pin].tiling = tiling; in imgu_css_osys_calc_frame_and_stripe_params()
998 fr_pr->tiling = frame_params[pin].tiling; in imgu_css_osys_calc()
1081 if (frame_params[pin].tiling) { in imgu_css_osys_calc()
1150 param->tiling = frame_params[pin].tiling; in imgu_css_osys_calc()

12