Home
last modified time | relevance | path

Searched refs:dcfclks (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c1346 struct dm_pp_clock_levels_with_voltage *dcfclks) in dcn_bw_update_from_pplib_dcfclks() argument
1348 if (dcfclks->num_levels >= 3) { in dcn_bw_update_from_pplib_dcfclks()
1349 dc->dcn_soc->dcfclkv_min0p65 = dcfclks->data[0].clocks_in_khz / 1000.0; in dcn_bw_update_from_pplib_dcfclks()
1350 dc->dcn_soc->dcfclkv_mid0p72 = dcfclks->data[dcfclks->num_levels - 3].clocks_in_khz / 1000.0; in dcn_bw_update_from_pplib_dcfclks()
1351 dc->dcn_soc->dcfclkv_nom0p8 = dcfclks->data[dcfclks->num_levels - 2].clocks_in_khz / 1000.0; in dcn_bw_update_from_pplib_dcfclks()
1352 dc->dcn_soc->dcfclkv_max0p9 = dcfclks->data[dcfclks->num_levels - 1].clocks_in_khz / 1000.0; in dcn_bw_update_from_pplib_dcfclks()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn10/
H A Ddcn10_resource.c1355 struct dm_pp_clock_levels_with_voltage fclks = {0}, dcfclks = {0}; in dcn10_resource_construct() local
1559 ctx, DM_PP_CLOCK_TYPE_DCFCLK, &dcfclks); in dcn10_resource_construct()
1564 res = verify_clock_values(&dcfclks); in dcn10_resource_construct()
1567 dcn_bw_update_from_pplib_dcfclks(dc, &dcfclks); in dcn10_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Ddcn_calcs.h638 struct dm_pp_clock_levels_with_voltage *dcfclks);