Home
last modified time | relevance | path

Searched refs:clk_i2s (Results 1 – 12 of 12) sorted by relevance

/linux/sound/soc/pxa/
H A Dpxa2xx-i2s.c77 static struct clk *clk_i2s; variable
99 if (IS_ERR(clk_i2s)) in pxa2xx_i2s_startup()
100 return PTR_ERR(clk_i2s); in pxa2xx_i2s_startup()
160 if (WARN_ON(IS_ERR(clk_i2s))) in pxa2xx_i2s_hw_params()
162 clk_prepare_enable(clk_i2s); in pxa2xx_i2s_hw_params()
255 clk_disable_unprepare(clk_i2s); in pxa2xx_i2s_shutdown()
297 clk_i2s = clk_get(dai->dev, "I2SCLK"); in pxa2xx_i2s_probe()
298 if (IS_ERR(clk_i2s)) in pxa2xx_i2s_probe()
299 return PTR_ERR(clk_i2s); in pxa2xx_i2s_probe()
322 clk_put(clk_i2s); in pxa2xx_i2s_remove()
[all …]
/linux/sound/soc/tegra/
H A Dtegra20_i2s.c43 clk_disable_unprepare(i2s->clk_i2s); in tegra20_i2s_runtime_suspend()
57 ret = clk_prepare_enable(i2s->clk_i2s); in tegra20_i2s_runtime_resume()
79 clk_disable_unprepare(i2s->clk_i2s); in tegra20_i2s_runtime_resume()
177 ret = clk_set_rate(i2s->clk_i2s, i2sclock); in tegra20_i2s_hw_params()
275 struct clk *parent = clk_get_parent(i2s->clk_i2s); in tegra20_i2s_filter_rates()
422 i2s->clk_i2s = devm_clk_get(&pdev->dev, NULL); in tegra20_i2s_platform_probe()
423 if (IS_ERR(i2s->clk_i2s)) { in tegra20_i2s_platform_probe()
425 ret = PTR_ERR(i2s->clk_i2s); in tegra20_i2s_platform_probe()
H A Dtegra30_i2s.c44 clk_disable_unprepare(i2s->clk_i2s); in tegra30_i2s_runtime_suspend()
54 ret = clk_prepare_enable(i2s->clk_i2s); in tegra30_i2s_runtime_resume()
70 clk_disable_unprepare(i2s->clk_i2s); in tegra30_i2s_runtime_resume()
167 ret = clk_set_rate(i2s->clk_i2s, i2sclock); in tegra30_i2s_hw_params()
441 i2s->clk_i2s = devm_clk_get(&pdev->dev, NULL); in tegra30_i2s_platform_probe()
442 if (IS_ERR(i2s->clk_i2s)) { in tegra30_i2s_platform_probe()
444 ret = PTR_ERR(i2s->clk_i2s); in tegra30_i2s_platform_probe()
H A Dtegra210_i2s.c76 err = clk_set_rate(i2s->clk_i2s, clock_rate); in tegra210_i2s_set_clock_rate()
187 clk_disable_unprepare(i2s->clk_i2s); in tegra210_i2s_runtime_suspend()
197 err = clk_prepare_enable(i2s->clk_i2s); in tegra210_i2s_runtime_resume()
1072 i2s->clk_i2s = devm_clk_get(dev, "i2s"); in tegra210_i2s_probe()
1073 if (IS_ERR(i2s->clk_i2s)) { in tegra210_i2s_probe()
1075 return PTR_ERR(i2s->clk_i2s); in tegra210_i2s_probe()
H A Dtegra20_i2s.h143 struct clk *clk_i2s; member
H A Dtegra210_i2s.h162 struct clk *clk_i2s; member
H A Dtegra30_i2s.h227 struct clk *clk_i2s; member
/linux/sound/soc/jz4740/
H A Djz4740-i2s.c86 struct clk *clk_i2s; member
124 ret = clk_prepare_enable(i2s->clk_i2s); in jz4740_i2s_startup()
142 clk_disable_unprepare(i2s->clk_i2s); in jz4740_i2s_shutdown()
308 div = jz4740_i2s_get_i2sdiv(clk_get_rate(i2s->clk_i2s), in jz4740_i2s_hw_params()
424 clk_disable_unprepare(i2s->clk_i2s); in jz4740_i2s_suspend()
442 ret = clk_prepare_enable(i2s->clk_i2s); in jz4740_i2s_resume()
566 i2s->clk_i2s = devm_clk_get(dev, "i2s"); in jz4740_i2s_dev_probe()
567 if (IS_ERR(i2s->clk_i2s)) in jz4740_i2s_dev_probe()
568 return PTR_ERR(i2s->clk_i2s); in jz4740_i2s_dev_probe()
/linux/sound/soc/intel/keembay/
H A Dkmb_platform.c508 ret = clk_prepare_enable(kmb_i2s->clk_i2s); in kmb_set_dai_fmt()
513 kmb_i2s->clk_i2s); in kmb_set_dai_fmt()
665 ret = clk_set_rate(kmb_i2s->clk_i2s, bitclk); in kmb_dai_hw_params()
852 kmb_i2s->clk_i2s = devm_clk_get(dev, "osc"); in kmb_plat_dai_probe()
853 if (IS_ERR(kmb_i2s->clk_i2s)) { in kmb_plat_dai_probe()
855 return PTR_ERR(kmb_i2s->clk_i2s); in kmb_plat_dai_probe()
H A Dkmb_platform.h129 struct clk *clk_i2s; member
/linux/drivers/clk/
H A Dclk-rp1.c373 static struct rp1_clk_desc *clk_i2s; variable
1043 struct clk_hw *clk_i2s_hw = &clk_i2s->hw; in rp1_clock_choose_div_and_prate()
1050 if (hw == clk_i2s_hw && clk_i2s->cached_rate == rate && parent == clk_audio_hw) { in rp1_clock_choose_div_and_prate()
1065 clk_i2s->cached_rate = i2s_rate; in rp1_clock_choose_div_and_prate()
2434 clk_i2s = &clk_i2s_desc; in rp1_clk_probe()
2435 clk_xosc = clk_hw_get_parent_by_index(&clk_i2s->hw, 0); in rp1_clk_probe()
/linux/arch/arm/boot/dts/st/
H A Dstm32h743.dtsi65 clk_i2s: i2s_ckin { label
548 clocks = <&clk_hse>, <&clk_lse>, <&clk_i2s>;