| /linux/drivers/gpu/drm/amd/display/dc/hpo/dcn31/ |
| H A D | dcn31_hpo_dp_link_encoder.c | 467 REG_GET_2(DP_DPHY_SYM32_SAT_VC0, in dcn31_hpo_dp_link_enc_read_state()
470 REG_GET_2(DP_DPHY_SYM32_SAT_VC1, in dcn31_hpo_dp_link_enc_read_state()
473 REG_GET_2(DP_DPHY_SYM32_SAT_VC2, in dcn31_hpo_dp_link_enc_read_state()
476 REG_GET_2(DP_DPHY_SYM32_SAT_VC3, in dcn31_hpo_dp_link_enc_read_state()
480 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL0, in dcn31_hpo_dp_link_enc_read_state()
483 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL1, in dcn31_hpo_dp_link_enc_read_state()
486 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL2, in dcn31_hpo_dp_link_enc_read_state()
489 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL3, in dcn31_hpo_dp_link_enc_read_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dccg/dcn35/ |
| H A D | dcn35_dccg.c | 566 REG_GET_2(SYMCLK32_SE_CNTL, SYMCLK32_SE3_SRC_SEL, &src_sel, SYMCLK32_SE3_EN, &en); in dccg35_is_symclk32_se_src_functional_le_new()
793 REG_GET_2(SYMCLKA_CLOCK_ENABLE, SYMCLKA_FE_SRC_SEL, &src_sel, SYMCLKA_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
796 REG_GET_2(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_SRC_SEL, &src_sel, SYMCLKB_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
799 REG_GET_2(SYMCLKC_CLOCK_ENABLE, SYMCLKC_FE_SRC_SEL, &src_sel, SYMCLKC_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
802 REG_GET_2(SYMCLKD_CLOCK_ENABLE, SYMCLKD_FE_SRC_SEL, &src_sel, SYMCLKD_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
805 REG_GET_2(SYMCLKE_CLOCK_ENABLE, SYMCLKE_FE_SRC_SEL, &src_sel, SYMCLKE_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
889 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
894 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
899 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
904 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dccg/dcn32/ |
| H A D | dcn32_dccg.c | 73 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
78 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
83 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
88 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
|
| /linux/drivers/gpu/drm/amd/display/dc/optc/dcn10/ |
| H A D | dcn10_optc.c | 475 REG_GET_2(OTG_BLANK_CONTROL, in optc1_is_blanked()
702 REG_GET_2(OTG_STATUS_POSITION, in optc1_get_position()
1239 REG_GET_2(OTG_V_BLANK_START_END, in optc1_get_crtc_scanoutpos()
1339 REG_GET_2(OTG_V_BLANK_START_END, in optc1_read_otg_state()
1361 REG_GET_2(OTG_V_SYNC_A, in optc1_read_otg_state()
1365 REG_GET_2(OTG_H_BLANK_START_END, in optc1_read_otg_state()
1369 REG_GET_2(OTG_H_SYNC_A, in optc1_read_otg_state()
1416 REG_GET_2(OTG_V_BLANK_START_END, in optc1_get_otg_active_size()
1420 REG_GET_2(OTG_H_BLANK_START_END, in optc1_get_otg_active_size()
1575 REG_GET_2(OTG_CRC0_DATA_RG, in optc1_get_crc()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/ |
| H A D | dcn10_hubp.c | 925 REG_GET_2(BLANK_OFFSET_0, in hubp1_read_state_common()
935 REG_GET_2(DST_AFTER_SCALER, in hubp1_read_state_common()
940 REG_GET_2(PREFETCH_SETTINS, in hubp1_read_state_common()
944 REG_GET_2(PREFETCH_SETTINGS, in hubp1_read_state_common()
948 REG_GET_2(VBLANK_PARAMETERS_0, in hubp1_read_state_common()
976 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp1_read_state_common()
980 REG_GET_2(PER_LINE_DELIVERY, in hubp1_read_state_common()
1012 REG_GET_2(DCN_TTU_QOS_WM, in hubp1_read_state_common()
1016 REG_GET_2(DCN_GLOBAL_TTU_CNTL, in hubp1_read_state_common()
1051 REG_GET_2(DCSURF_PRI_VIEWPORT_DIMENSION, in hubp1_read_state_common()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/ |
| H A D | dcn20_hubp.c | 1162 REG_GET_2(BLANK_OFFSET_0, in hubp2_read_state_common()
1172 REG_GET_2(DST_AFTER_SCALER, in hubp2_read_state_common()
1177 REG_GET_2(PREFETCH_SETTINS, in hubp2_read_state_common()
1181 REG_GET_2(PREFETCH_SETTINGS, in hubp2_read_state_common()
1185 REG_GET_2(VBLANK_PARAMETERS_0, in hubp2_read_state_common()
1213 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp2_read_state_common()
1217 REG_GET_2(PER_LINE_DELIVERY, in hubp2_read_state_common()
1249 REG_GET_2(DCN_TTU_QOS_WM, in hubp2_read_state_common()
1253 REG_GET_2(DCN_GLOBAL_TTU_CNTL, in hubp2_read_state_common()
1288 REG_GET_2(DCSURF_PRI_VIEWPORT_DIMENSION, in hubp2_read_state_common()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/ |
| H A D | dcn401_hubp.c | 860 REG_GET_2(BLANK_OFFSET_0, in hubp401_read_state()
870 REG_GET_2(DST_AFTER_SCALER, in hubp401_read_state()
874 REG_GET_2(PREFETCH_SETTINGS, in hubp401_read_state()
878 REG_GET_2(VBLANK_PARAMETERS_0, in hubp401_read_state()
904 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp401_read_state()
908 REG_GET_2(PER_LINE_DELIVERY, in hubp401_read_state()
934 REG_GET_2(DCN_TTU_QOS_WM, in hubp401_read_state()
938 REG_GET_2(DCN_GLOBAL_TTU_CNTL, in hubp401_read_state()
973 REG_GET_2(DCSURF_PRI_VIEWPORT_DIMENSION, in hubp401_read_state()
977 REG_GET_2(DCSURF_SURFACE_CONFIG, in hubp401_read_state()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dccg/dcn314/ |
| H A D | dcn314_dccg.c | 73 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
78 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
83 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
88 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_panel_cntl.c | 152 REG_GET_2(PWRSEQ_CNTL, LVTMA_BLON, &blon, LVTMA_BLON_OVRD, &blon_ovrd); in dce_is_panel_backlight_on()
168 REG_GET_2(PWRSEQ_CNTL, LVTMA_DIGON, &dig_on, LVTMA_DIGON_OVRD, &dig_on_ovrd); in dce_is_panel_powered_on()
205 REG_GET_2(BL_PWM_PERIOD_CNTL, in dce_driver_set_backlight()
|
| /linux/drivers/gpu/drm/amd/display/dc/optc/dcn30/ |
| H A D | dcn30_optc.c | 73 REG_GET_2(OTG_V_BLANK_START_END, in optc3_lock_doublebuffer_enable()
76 REG_GET_2(OTG_H_BLANK_START_END, in optc3_lock_doublebuffer_enable()
307 REG_GET_2(OTG_PIPE_UPDATE_STATUS, in optc3_get_pipe_update_pending()
|
| /linux/drivers/gpu/drm/amd/display/dc/optc/dcn31/ |
| H A D | dcn31_optc.c | 256 REG_GET_2(OTG_V_BLANK_START_END, in optc31_read_otg_state()
278 REG_GET_2(OTG_V_SYNC_A, in optc31_read_otg_state()
282 REG_GET_2(OTG_H_BLANK_START_END, in optc31_read_otg_state()
286 REG_GET_2(OTG_H_SYNC_A, in optc31_read_otg_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dccg/dcn401/ |
| H A D | dcn401_dccg.c | 131 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
136 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
141 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
146 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn21/ |
| H A D | dcn21_hubp.c | 355 REG_GET_2(BLANK_OFFSET_0, in hubp21_validate_dml_output()
362 REG_GET_2(DST_AFTER_SCALER, in hubp21_validate_dml_output()
403 REG_GET_2(PER_LINE_DELIVERY, in hubp21_validate_dml_output()
406 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp21_validate_dml_output()
476 REG_GET_2(DCN_TTU_QOS_WM, in hubp21_validate_dml_output()
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/dcn35/ |
| H A D | dcn35_dsc.c | 97 …REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &dsc_fw_config, DSCRM_DSC_OPP_PIPE_SOURC… in dsc35_enable()
|
| /linux/drivers/gpu/drm/amd/display/dc/optc/dcn35/ |
| H A D | dcn35_optc.c | 247 REG_GET_2(OTG_CRC0_DATA_RG, in optc35_get_crc()
257 REG_GET_2(OTG_CRC1_DATA_RG, in optc35_get_crc()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/ |
| H A D | hw_ddc.c | 113 REG_GET_2(gpio.MASK_reg, in set_config()
|
| /linux/drivers/gpu/drm/amd/display/dc/dccg/dcn20/ |
| H A D | dcn20_dccg.c | 85 REG_GET_2(REFCLK_CNTL, REFCLK_CLOCK_EN, &clk_en, REFCLK_SRC_SEL, &clk_sel); in dccg2_get_dccg_ref_freq()
|
| /linux/drivers/gpu/drm/amd/display/dc/mpc/dcn10/ |
| H A D | dcn10_mpc.c | 154 REG_GET_2(MPCC_STATUS[mpcc_id], in mpc1_assert_mpcc_idle_before_connect()
456 REG_GET_2(MPCC_STATUS[mpcc_inst], MPCC_IDLE, &s->idle, in mpc1_read_mpcc_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/ |
| H A D | dcn401_dsc.c | 108 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &s->dsc_fw_en, in dsc401_read_state()
149 …REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &dsc_fw_config, DSCRM_DSC_OPP_PIPE_SOURC… in dsc401_enable()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn301/ |
| H A D | dcn301_panel_cntl.c | 175 REG_GET_2(PWRSEQ_CNTL, PANEL_DIGON, &dig_on, PANEL_DIGON_OVRD, &dig_on_ovrd); in dcn301_is_panel_powered_on()
|
| /linux/drivers/gpu/drm/amd/display/dc/opp/dcn20/ |
| H A D | dcn20_opp.c | 330 REG_GET_2(DPG_CONTROL, in opp2_dpg_is_blanked()
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/ |
| H A D | dcn20_dpp.c | 66 REG_GET_2(CM_3DLUT_READ_WRITE_CONTROL, in dpp20_read_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/ |
| H A D | dcn20_dsc.c | 155 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &s->dsc_fw_en, in dsc2_read_state()
237 …REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &dsc_fw_config, DSCRM_DSC_OPP_PIPE_SOURC… in dsc2_enable()
|
| /linux/drivers/gpu/drm/amd/display/dc/dwb/dcn30/ |
| H A D | dcn30_dwb_cm.c | 153 REG_GET_2(DWB_OGAM_CONTROL, in dwb3_get_ogam_current()
|
| /linux/drivers/gpu/drm/amd/display/dc/mpc/dcn30/ |
| H A D | dcn30_mpc.c | 140 REG_GET_2(MPCC_OGAM_CONTROL[mpcc_id], MPCC_OGAM_MODE_CURRENT, &state_mode, in mpc3_get_ogam_current()
1486 REG_GET_2(MPCC_STATUS[mpcc_inst], MPCC_IDLE, &s->idle, in mpc3_read_mpcc_state()
1512 REG_GET_2(MPCC_OGAM_CONTROL[mpcc_inst], in mpc3_read_mpcc_state()
|