Home
last modified time | relevance | path

Searched refs:PIPE_CONFIG (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c94 #define PIPE_CONFIG(x) ((x) << GB_TILE_MODE0__PIPE_CONFIG__SHIFT) macro
424 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
432 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
440 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
448 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
456 PIPE_CONFIG(ADDR_SURF_P4_8x16); in gfx_v6_0_tiling_mode_table_init()
459 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
467 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
475 PIPE_CONFIG(ADDR_SURF_P4_8x16) | in gfx_v6_0_tiling_mode_table_init()
484 PIPE_CONFIG(ADDR_SURF_P4_8x1 in gfx_v6_0_tiling_mode_table_init()
[all...]
H A Dgfx_v8_0.c69 #define PIPE_CONFIG(x) ((x) << GB_TILE_MODE0__PIPE_CONFIG__SHIFT) macro
2079 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2083 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2087 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2091 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2095 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2099 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2103 PIPE_CONFIG(ADDR_SURF_P2) | in gfx_v8_0_tiling_mode_table_init()
2107 PIPE_CONFIG(ADDR_SURF_P2)); in gfx_v8_0_tiling_mode_table_init()
2109 PIPE_CONFIG(ADDR_SURF_P in gfx_v8_0_tiling_mode_table_init()
[all...]
H A Dgfx_v7_0.c1026 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1030 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1034 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1038 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1042 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1046 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1049 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1054 PIPE_CONFIG(ADDR_SURF_P4_16x16)); in gfx_v7_0_tiling_mode_table_init()
1056 PIPE_CONFIG(ADDR_SURF_P4_16x16) | in gfx_v7_0_tiling_mode_table_init()
1059 PIPE_CONFIG(ADDR_SURF_P4_16x1 in gfx_v7_0_tiling_mode_table_init()
[all...]
H A Dcikd.h196 # define PIPE_CONFIG(x) ((x) << 6) macro
H A Ddce_v8_0.c1843 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG); in dce_v8_0_crtc_do_set_base()
H A Ddce_v10_0.c1896 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG); in dce_v10_0_crtc_do_set_base()
/linux/drivers/gpu/drm/radeon/
H A Dsi.c2498 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2507 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2516 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2525 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2534 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2543 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2552 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2561 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2570 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) | in si_tiling_mode_table_init()
2579 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x1 in si_tiling_mode_table_init()
[all...]
H A Dsid.h1185 # define PIPE_CONFIG(x) ((x) << 6) macro
H A Dcikd.h1225 # define PIPE_CONFIG(x) ((x) << 6) macro
/linux/drivers/gpu/drm/amd/include/
H A Dnavi10_enum.h1693 * PIPE_CONFIG enum
1696 typedef enum PIPE_CONFIG { enum
1712 } PIPE_CONFIG; typedef