Home
last modified time | relevance | path

Searched refs:DPU_DEBUG (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_wb.c116 DPU_DEBUG("[qos_remap] wb:%d vbif:%d xin:%d is_rt:%d\n", in dpu_encoder_phys_wb_set_qos_remap()
291 DPU_DEBUG("[wb:%d]\n", hw_wb->idx - WB_0); in _dpu_encoder_phys_wb_update_flush()
294 DPU_DEBUG("[wb:%d] no ctl assigned\n", hw_wb->idx - WB_0); in _dpu_encoder_phys_wb_update_flush()
312 DPU_DEBUG("Pending flush mask for CTL_%d is 0x%x, WB %d\n", in _dpu_encoder_phys_wb_update_flush()
331 DPU_DEBUG("[mode_set:%d, \"%s\",%d,%d]\n", in dpu_encoder_phys_wb_setup()
363 DPU_DEBUG("[wb:%d]\n", hw_wb->idx - WB_0); in dpu_encoder_phys_wb_done_irq()
478 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_prepare_for_kickoff()
502 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_needs_single_flush()
513 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_handle_post_kickoff()
523 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_enable()
[all …]
H A Ddpu_kms.c131 DPU_DEBUG("plane:%d img:%dx%d ", in _dpu_plane_set_danger_state()
134 DPU_DEBUG("src[%d,%d,%d,%d] dst[%d,%d,%d,%d]\n", in _dpu_plane_set_danger_state()
142 DPU_DEBUG("Inactive plane:%d\n", plane->base.id); in _dpu_plane_set_danger_state()
160 DPU_DEBUG("Disabling danger:\n"); in _dpu_plane_danger_write()
165 DPU_DEBUG("Enabling danger:\n"); in _dpu_plane_danger_write()
505 DPU_DEBUG("[crtc:%d] not enable\n", crtc->base.id); in dpu_kms_wait_for_commit_done()
510 DPU_DEBUG("[crtc:%d] not active\n", crtc->base.id); in dpu_kms_wait_for_commit_done()
848 DPU_DEBUG("Create plane type %d with features %lx (cur %lx)\n", in _dpu_kms_drm_obj_init()
1239 DPU_DEBUG("max core clk rate not determined, using default\n"); in dpu_kms_hw_init()
1365 DPU_DEBUG("VBIF NRT is not defined"); in dpu_kms_mmap_mdp5()
[all …]
H A Ddpu_writeback.c40 DPU_DEBUG("[atomic_check:%d]\n", connector->base.id); in dpu_wb_conn_atomic_check()
62 DPU_DEBUG("[fb_id:%u][fb:%u,%u][mode:\"%s\":%ux%u]\n", fb->base.id, fb->width, fb->height, in dpu_wb_conn_atomic_check()
H A Ddpu_rm.c318 DPU_DEBUG("LM_%d already reserved\n", lm_idx); in _dpu_rm_check_lm_and_get_connected_blks()
330 DPU_DEBUG("LM_%d PP_%d already reserved\n", lm_idx, idx); in _dpu_rm_check_lm_and_get_connected_blks()
345 DPU_DEBUG("LM_%d DSPP_%d already reserved\n", lm_idx, idx); in _dpu_rm_check_lm_and_get_connected_blks()
414 DPU_DEBUG("unable to find appropriate mixers\n"); in _dpu_rm_reserve_lms()
469 DPU_DEBUG("CTL_%d caps 0x%lX\n", j, features); in _dpu_rm_reserve_ctls()
475 DPU_DEBUG("CTL_%d match\n", j); in _dpu_rm_reserve_ctls()
H A Ddpu_kms.h33 #define DPU_DEBUG(fmt, ...) \ macro
H A Ddpu_encoder.c1655 DPU_DEBUG("encoder %d skip flush for concurrent writeback encoder\n", in _dpu_encoder_trigger_flush()
1699 DPU_DEBUG("encoder %d CWB enabled, skipping\n", DRMID(phys->parent)); in _dpu_encoder_trigger_start()
2122 DPU_DEBUG("invalid FB not kicking off\n"); in dpu_encoder_is_valid_for_commit()
2367 DPU_DEBUG("[wb:%d] no ctl assigned\n", in dpu_encoder_helper_phys_setup_cwb()
2436 DPU_DEBUG("[enc:%d] cdm_disable fmt:%p4cc\n", DRMID(phys_enc->parent), in dpu_encoder_helper_phys_setup_cdm()
2477 DPU_DEBUG("[enc:%d] cdm_enable:%d,%d,%p4cc,%d,%d,%d,%d]\n", in dpu_encoder_helper_phys_setup_cdm()
2650 DPU_DEBUG("dsi_info->num_of_h_tiles %d\n", disp_info->num_of_h_tiles); in dpu_encoder_setup_display()
2674 DPU_DEBUG("h_tile_instance %d = %d, split_role %d\n", in dpu_encoder_setup_display()
H A Ddpu_hw_pingpong.c256 DPU_DEBUG("enc%d pp%d disabled autorefresh\n", in dpu_hw_pp_disable_autorefresh()
H A Ddpu_hw_lm.c358 DPU_DEBUG("skip mixer %d without pingpong\n", cfg->id); in dpu_hw_lm_init()
H A Ddpu_plane.c1807 DPU_DEBUG("%s created for pipe:%u id:%u\n", plane->name, in dpu_plane_init_common()
1848 DPU_DEBUG("%s created for pipe:%u id:%u\n", plane->name, in dpu_plane_init()
1898 DPU_DEBUG("%s created virtual id:%u\n", plane->name, plane->base.id); in dpu_plane_init_virtual()
H A Ddpu_encoder_phys_vid.c17 #define DPU_DEBUG_VIDENC(e, fmt, ...) DPU_DEBUG("enc%d intf%d " fmt, \