Home
last modified time | relevance | path

Searched refs:CCI_REG16_LE (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/media/i2c/
H A Dimx335.c33 #define IMX335_REG_HTRIMMING_START CCI_REG16_LE(0x302c)
34 #define IMX335_REG_HNUM CCI_REG16_LE(0x302e)
38 #define IMX335_REG_HMAX CCI_REG16_LE(0x3034)
42 #define IMX335_REG_Y_OUT_SIZE CCI_REG16_LE(0x3056)
51 #define IMX335_REG_AREA2_WIDTH_1 CCI_REG16_LE(0x3072)
53 #define IMX335_REG_AREA3_ST_ADR_1 CCI_REG16_LE(0x3074)
54 #define IMX335_REG_AREA3_WIDTH_1 CCI_REG16_LE(0x3076)
68 #define IMX335_REG_INCLKSEL1 CCI_REG16_LE(0x314c)
96 #define IMX335_REG_BLKLEVEL CCI_REG16_LE(0x3302)
100 #define IMX335_REG_ADBIT1 CCI_REG16_LE(0x341c)
[all …]
H A Dimx334.c28 #define IMX334_REG_HMAX CCI_REG16_LE(0x3034)
33 #define IMX334_REG_ADBIT1 CCI_REG16_LE(0x341c)
34 #define IMX334_REG_Y_OUT_SIZE CCI_REG16_LE(0x3308)
54 #define IMX334_REG_AREA3_ST_ADR_1 CCI_REG16_LE(0x3074)
55 #define IMX334_REG_AREA3_ST_ADR_2 CCI_REG16_LE(0x308e)
56 #define IMX334_REG_UNREAD_PARAM5 CCI_REG16_LE(0x30b6)
57 #define IMX334_REG_AREA3_WIDTH_1 CCI_REG16_LE(0x3076)
58 #define IMX334_REG_AREA3_WIDTH_2 CCI_REG16_LE(0x3090)
59 #define IMX334_REG_BLACK_OFSET_ADR CCI_REG16_LE(0x30c6)
60 #define IMX334_REG_UNRD_LINE_MAX CCI_REG16_LE(0x30ce)
[all …]
H A Dvd56g3.c28 #define VD56G3_REG_MODEL_ID CCI_REG16_LE(0x0000)
30 #define VD56G3_REG_REVISION CCI_REG16_LE(0x0002)
39 #define VD56G3_REG_APPLIED_COARSE_EXPOSURE CCI_REG16_LE(0x0064)
41 #define VD56G3_REG_APPLIED_DIGITAL_GAIN CCI_REG16_LE(0x006a)
54 #define VD56G3_REG_OIF_CTRL CCI_REG16_LE(0x030c)
56 #define VD56G3_REG_OIF_CSI_BITRATE CCI_REG16_LE(0x0312)
64 #define VD56G3_REG_PATGEN_CTRL CCI_REG16_LE(0x0400)
67 #define VD56G3_REG_AE_COLDSTART_COARSE_EXPOSURE CCI_REG16_LE(0x042a)
69 #define VD56G3_REG_AE_COLDSTART_DIGITAL_GAIN CCI_REG16_LE(0x042e)
70 #define VD56G3_REG_AE_ROI_START_H CCI_REG16_LE(0x0432)
[all …]
H A Dimx415.c45 #define IMX415_BCWAIT_TIME CCI_REG16_LE(0x3008)
46 #define IMX415_CPWAIT_TIME CCI_REG16_LE(0x300a)
59 #define IMX415_HMAX CCI_REG16_LE(0x3028)
63 #define IMX415_GAIN_PCG_0 CCI_REG16_LE(0x3090)
67 #define IMX415_BLKLEVEL CCI_REG16_LE(0x30e2)
75 #define IMX415_INCKSEL3 CCI_REG16_LE(0x3118)
76 #define IMX415_INCKSEL4 CCI_REG16_LE(0x311a)
80 #define IMX415_SENSOR_INFO CCI_REG16_LE(0x3f12)
83 #define IMX415_LANEMODE CCI_REG16_LE(0x4001)
86 #define IMX415_TXCLKESC_FREQ CCI_REG16_LE(0x4004)
[all …]
H A Dimx290.c43 #define IMX290_BLKLEVEL CCI_REG16_LE(0x300a)
47 #define IMX290_HMAX CCI_REG16_LE(0x301c)
51 #define IMX290_WINPV CCI_REG16_LE(0x303c)
52 #define IMX290_WINWV CCI_REG16_LE(0x303e)
53 #define IMX290_WINPH CCI_REG16_LE(0x3040)
54 #define IMX290_WINWH CCI_REG16_LE(0x3042)
86 #define IMX290_Y_OUT_SIZE CCI_REG16_LE(0x3418)
87 #define IMX290_CSI_DT_FMT CCI_REG16_LE(0x3441)
91 #define IMX290_EXTCK_FREQ CCI_REG16_LE(0x3444)
92 #define IMX290_TCLKPOST CCI_REG16_LE(0x3446)
[all …]
H A Dvgxy61.c30 #define VGXY61_REG_MODEL_ID CCI_REG16_LE(0x0000)
33 #define VGXY61_REG_REVISION CCI_REG16_LE(0x0002)
34 #define VGXY61_REG_FWPATCH_REVISION CCI_REG16_LE(0x0014)
56 #define VGXY61_REG_LINE_LENGTH CCI_REG16_LE(0x0300)
60 #define VGXY61_REG_OIF_CTRL CCI_REG16_LE(0x0306)
62 #define VGXY61_REG_ROI0_START_H CCI_REG16_LE(0x0400)
63 #define VGXY61_REG_ROI0_START_V CCI_REG16_LE(0x0402)
64 #define VGXY61_REG_ROI0_END_H CCI_REG16_LE(0x0404)
65 #define VGXY61_REG_ROI0_END_V CCI_REG16_LE(0x0406)
72 #define VGXY61_REG_COARSE_EXPOSURE_LONG CCI_REG16_LE(0x0500)
[all …]
H A Dvd55g1.c34 #define VD55G1_REG_REVISION CCI_REG16_LE(0x0004)
37 #define VD55G1_REG_FWPATCH_REVISION CCI_REG16_LE(0x0012)
51 #define VD55G1_REG_LINE_LENGTH CCI_REG16_LE(0x0300)
54 #define VD55G1_REG_OIF_CTRL CCI_REG16_LE(0x030c)
55 #define VD55G1_REG_ISL_ENABLE CCI_REG16_LE(0x326)
58 #define VD55G1_REG_PATGEN_CTRL CCI_REG16_LE(0x0304)
62 #define VD55G1_REG_MANUAL_COARSE_EXPOSURE CCI_REG16_LE(0x0502)
63 #define VD55G1_REG_MANUAL_DIGITAL_GAIN CCI_REG16_LE(0x0504)
64 #define VD55G1_REG_APPLIED_COARSE_EXPOSURE CCI_REG16_LE(0x00e8)
65 #define VD55G1_REG_APPLIED_ANALOG_GAIN CCI_REG16_LE(0x00ea)
[all …]
H A Dimx283.c63 #define IMX283_REG_SVR CCI_REG16_LE(0x3009)
69 #define IMX283_REG_VWINPOS CCI_REG16_LE(0x300f)
70 #define IMX283_REG_VWIDCUT CCI_REG16_LE(0x3011)
72 #define IMX283_REG_MDSEL7 CCI_REG16_LE(0x3013)
81 #define IMX283_REG_TCLKZERO CCI_REG16_LE(0x3024)
87 #define IMX283_REG_Y_OUT_SIZE CCI_REG16_LE(0x302f)
88 #define IMX283_REG_WRITE_VSIZE CCI_REG16_LE(0x3031)
92 #define IMX283_REG_HMAX CCI_REG16_LE(0x3036)
100 #define IMX283_REG_SHR CCI_REG16_LE(0x303b)
108 #define IMX283_REG_ANALOG_GAIN CCI_REG16_LE(0x3042)
[all …]
H A Dgc2145.c70 #define GC2145_REG_FIFO_FULL_LVL CCI_REG16_LE(0x04)
80 #define GC2145_REG_LWC CCI_REG16_LE(0x12)
/linux/include/media/
H A Dv4l2-cci.h53 #define CCI_REG16_LE(x) (CCI_REG_LE | (2U << CCI_REG_WIDTH_SHIFT) | (x)) macro