Home
last modified time | relevance | path

Searched refs:AUX_CONTROL (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_aux.h35 SRI(AUX_CONTROL, DP_AUX, id), \
44 SRI(AUX_CONTROL, DP_AUX, id), \
54 uint32_t AUX_CONTROL; member
94 AUX_SF(AUX_CONTROL, AUX_EN, mask_sh),\
116 AUX_SF(AUX_CONTROL, AUX_EN, mask_sh),\
117 AUX_SF(AUX_CONTROL, AUX_RESET, mask_sh),\
118 AUX_SF(AUX_CONTROL, AUX_RESET_DONE, mask_sh),\
H A Ddce_aux.c120 value = REG_READ(AUX_CONTROL); in acquire_engine()
122 AUX_CONTROL, in acquire_engine()
129 AUX_CONTROL, in acquire_engine()
137 AUX_CONTROL, in acquire_engine()
141 REG_WRITE(AUX_CONTROL, value); in acquire_engine()
146 REG_WAIT(AUX_CONTROL, AUX_RESET_DONE, 1, in acquire_engine()
152 AUX_CONTROL, in acquire_engine()
155 REG_WRITE(AUX_CONTROL, value); in acquire_engine()
157 REG_WAIT(AUX_CONTROL, AUX_RESET_DONE, 0, in acquire_engine()
H A Ddce_link_encoder.h40 SRI(AUX_CONTROL, DP_AUX, id), \
134 uint32_t AUX_CONTROL; member
/linux/drivers/gpu/drm/radeon/
H A Dradeon_dp_auxch.c104 tmp = RREG32(AUX_CONTROL + aux_offset[instance]); in radeon_dp_aux_transfer_native()
110 WREG32(AUX_CONTROL + aux_offset[instance], tmp); in radeon_dp_aux_transfer_native()
H A Dnid.h826 #define AUX_CONTROL 0x6200 macro