Home
last modified time | relevance | path

Searched refs:AMDGPU_GPU_PAGE_SIZE (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gart.c317 t = offset / AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_unbind()
326 page_base += AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_unbind()
358 t = offset / AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_map()
364 page_base += AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_map()
400 start_page + i, pa + AMDGPU_GPU_PAGE_SIZE * i, flags); in amdgpu_gart_map_vram_range()
435 t = offset / AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_map_gfx9_mqd()
444 page_base += AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_map_gfx9_mqd()
513 if (PAGE_SIZE < AMDGPU_GPU_PAGE_SIZE) { in amdgpu_gart_init()
522 adev->gart.num_gpu_pages = adev->gmc.gart_size / AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_init()
H A Damdgpu_gart.h35 #define AMDGPU_GPU_PAGE_SIZE 4096 macro
36 #define AMDGPU_GPU_PAGE_MASK (AMDGPU_GPU_PAGE_SIZE - 1)
40 #define AMDGPU_GPU_PAGES_IN_CPU_PAGE (PAGE_SIZE / AMDGPU_GPU_PAGE_SIZE)
H A Damdgpu_sa.c53 r = amdgpu_bo_create_kernel(adev, size, AMDGPU_GPU_PAGE_SIZE, domain, in amdgpu_sa_bo_manager_init()
H A Damdgpu_vm.c1171 (last - start + 1) * AMDGPU_GPU_PAGE_SIZE, &cursor); in amdgpu_vm_update_range()
1220 amdgpu_res_next(&cursor, num_entries * AMDGPU_GPU_PAGE_SIZE); in amdgpu_vm_update_range()
1860 saddr /= AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_map()
1861 eaddr = saddr + (size - 1) / AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_map()
1929 saddr /= AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_replace_map()
1930 eaddr = saddr + (size - 1) / AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_replace_map()
1965 saddr /= AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_unmap()
2035 saddr /= AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_clear_mappings()
2036 eaddr = saddr + (size - 1) / AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_bo_clear_mappings()
2983 addr /= AMDGPU_GPU_PAGE_SIZE; in amdgpu_vm_handle_fault()
H A Dvce_v1_0.c53 (VCE_V1_0_GART_PAGE_START * AMDGPU_GPU_PAGE_SIZE)
541 u64 num_pages = ALIGN(bo_size, AMDGPU_GPU_PAGE_SIZE) / AMDGPU_GPU_PAGE_SIZE; in vce_v1_0_ensure_vcpu_bo_32bit_addr()
H A Damdgpu_gem.c862 vm_size = adev->vm_manager.max_pfn * AMDGPU_GPU_PAGE_SIZE; in amdgpu_gem_va_ioctl()
1104 vm_entries[num_mappings].addr = mapping->start * AMDGPU_GPU_PAGE_SIZE; in amdgpu_gem_op_ioctl()
1105 vm_entries[num_mappings].size = (mapping->last - mapping->start + 1) * AMDGPU_GPU_PAGE_SIZE; in amdgpu_gem_op_ioctl()
1114 vm_entries[num_mappings].addr = mapping->start * AMDGPU_GPU_PAGE_SIZE; in amdgpu_gem_op_ioctl()
1115 vm_entries[num_mappings].size = (mapping->last - mapping->start + 1) * AMDGPU_GPU_PAGE_SIZE; in amdgpu_gem_op_ioctl()
H A Damdgpu_vce.c500 r = amdgpu_ib_get(ring->adev, NULL, AMDGPU_GPU_PAGE_SIZE * 2, in amdgpu_vce_get_create_msg()
716 (mapping->last + 1) * AMDGPU_GPU_PAGE_SIZE) { in amdgpu_vce_cs_reloc()
722 addr -= mapping->start * AMDGPU_GPU_PAGE_SIZE; in amdgpu_vce_cs_reloc()
H A Dmes_v11_0.c69 #define MES11_HW_RESOURCE_1_SIZE (128 * AMDGPU_GPU_PAGE_SIZE)
751 mes->resource_1_gpu_addr[0] + AMDGPU_GPU_PAGE_SIZE; in mes_v11_0_set_hw_resources_1()
1173 ((order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1) << 8)); in mes_v11_0_mqd_init()
1456 bo_size = AMDGPU_GPU_PAGE_SIZE; in mes_v11_0_sw_init()
H A Damdgpu_virt.c401 AMDGPU_GPU_PAGE_SIZE); in amdgpu_virt_ras_reserve_bps()
405 AMDGPU_GPU_PAGE_SIZE, in amdgpu_virt_ras_reserve_bps()
635 (uint64_t)(adev->mes.resource_1_gpu_addr[0] + AMDGPU_GPU_PAGE_SIZE); in amdgpu_virt_write_vf2pf_data()
637 adev->mes.resource_1[0]->tbo.base.size - AMDGPU_GPU_PAGE_SIZE; in amdgpu_virt_write_vf2pf_data()
H A Damdgpu_userq.c826 amdgpu_userq_input_va_validate(adev, queue, args->in.rptr_va, AMDGPU_GPU_PAGE_SIZE) || in amdgpu_userq_create()
827 amdgpu_userq_input_va_validate(adev, queue, args->in.wptr_va, AMDGPU_GPU_PAGE_SIZE)) { in amdgpu_userq_create()
965 if (args->in.queue_size < AMDGPU_GPU_PAGE_SIZE) { in amdgpu_userq_input_args_validate()
H A Damdgpu_kms.c998 vm_size = adev->vm_manager.max_pfn * AMDGPU_GPU_PAGE_SIZE; in amdgpu_info_ioctl()
1014 dev_info->virtual_address_alignment = max_t(u32, PAGE_SIZE, AMDGPU_GPU_PAGE_SIZE); in amdgpu_info_ioctl()
1015 dev_info->pte_fragment_size = (1 << adev->vm_manager.fragment_size) * AMDGPU_GPU_PAGE_SIZE; in amdgpu_info_ioctl()
1016 dev_info->gart_page_size = max_t(u32, PAGE_SIZE, AMDGPU_GPU_PAGE_SIZE); in amdgpu_info_ioctl()
H A Damdgpu_cs.c1046 (m->last + 1) * AMDGPU_GPU_PAGE_SIZE) { in amdgpu_cs_patch_ibs()
1056 kptr += va_start - (m->start * AMDGPU_GPU_PAGE_SIZE); in amdgpu_cs_patch_ibs()
1789 addr /= AMDGPU_GPU_PAGE_SIZE; in amdgpu_cs_find_mapping()
H A Damdgpu_ttm.c233 AMDGPU_GPU_PAGE_SIZE; in amdgpu_ttm_map_buffer()
1924 if (!adev->rmmio_remap.bus_addr || PAGE_SIZE > AMDGPU_GPU_PAGE_SIZE) in amdgpu_ttm_alloc_mmio_remap_bo()
1934 bp.size = AMDGPU_GPU_PAGE_SIZE; in amdgpu_ttm_alloc_mmio_remap_bo()
1935 bp.byte_align = AMDGPU_GPU_PAGE_SIZE; in amdgpu_ttm_alloc_mmio_remap_bo()
H A Dmes_v12_0.c1331 ((order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1) << 8)); in mes_v12_0_mqd_init()
1636 r = amdgpu_bo_create_kernel(adev, AMDGPU_GPU_PAGE_SIZE, PAGE_SIZE, in mes_v12_0_sw_init()
H A Damdgpu_psp.c4257 AMDGPU_GPU_PAGE_SIZE, in amdgpu_psp_vbflash_read()
4394 AMDGPU_GPU_PAGE_SIZE, in psp_read_spirom_debugfs_open()
H A Damdgpu_ras.c1926 bps[i].size = AMDGPU_GPU_PAGE_SIZE; in amdgpu_ras_sysfs_badpages_read()
5625 ret = amdgpu_vram_mgr_reserve_range(mgr, start, AMDGPU_GPU_PAGE_SIZE); in amdgpu_ras_reserve_page()
H A Dgfx_v12_0.c3182 (order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1)); in gfx_v12_0_compute_mqd_init()
H A Damdgpu_device.c1614 return amdgpu_bo_create_kernel(adev, AMDGPU_GPU_PAGE_SIZE, PAGE_SIZE, in amdgpu_device_mem_scratch_init()
H A Dgfx_v11_0.c4311 (order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1)); in gfx_v11_0_compute_mqd_init()
H A Dgfx_v10_0.c6977 (order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1)); in gfx_v10_0_compute_mqd_init()
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_mqd_manager_v9.c52 return ALIGN(ALIGN(q->ctl_stack_size, AMDGPU_GPU_PAGE_SIZE) + in mqd_stride_v9()
53 ALIGN(sizeof(struct v9_mqd), AMDGPU_GPU_PAGE_SIZE), PAGE_SIZE); in mqd_stride_v9()
161 (ALIGN(ALIGN(q->ctl_stack_size, AMDGPU_GPU_PAGE_SIZE) + in allocate_mqd()
162 ALIGN(sizeof(struct v9_mqd), AMDGPU_GPU_PAGE_SIZE), PAGE_SIZE)) * in allocate_mqd()
370 void *mqd_ctl_stack = (void *)((uintptr_t)mqd + AMDGPU_GPU_PAGE_SIZE); in get_wave_state()
407 void *ctl_stack = (void *)((uintptr_t)mqd + AMDGPU_GPU_PAGE_SIZE); in checkpoint_mqd()
453 ctl_stack = (void *)((uintptr_t)*mqd + AMDGPU_GPU_PAGE_SIZE); in restore_mqd()
H A Dkfd_queue.c496 AMDGPU_GPU_PAGE_SIZE); in kfd_queue_ctx_save_restore_size()
499 AMDGPU_GPU_PAGE_SIZE); in kfd_queue_ctx_save_restore_size()
H A Dkfd_priv.h105 #define KFD_CWSR_TBA_TMA_SIZE (AMDGPU_GPU_PAGE_SIZE * 2)
106 #define KFD_CWSR_TMA_OFFSET (AMDGPU_GPU_PAGE_SIZE + 2048)
/linux/drivers/gpu/drm/amd/ras/ras_mgr/
H A Damdgpu_virt_ras_cmd.c37 uint32_t mem_len = ALIGN(sizeof(*cmd) + output_size, AMDGPU_GPU_PAGE_SIZE); in amdgpu_virt_ras_remote_ioctl_cmd()