Home
last modified time | relevance | path

Searched hist:e0bcb9ca36e4f3081c7e6841283646985ed9676b (Results 1 – 1 of 1) sorted by relevance

/qemu/hw/sh4/
H A Dsh7750.ce0bcb9ca36e4f3081c7e6841283646985ed9676b Tue Feb 02 18:39:11 UTC 2010 Aurelien Jarno <aurelien@aurel32.net> sh7750: handle MMUCR TI bit

When the MMUCR TI bit is set, all the UTLB and ITLB entries should be
flushed.

Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>