| /linux-5.10/Documentation/devicetree/bindings/power/reset/ |
| D | syscon-reboot.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/power/reset/syscon-reboot.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic SYSCON mapped register reset driver
10 - Sebastian Reichel <sre@kernel.org>
13 This is a generic reset driver using syscon to map the reset register.
15 defined by the SYSCON register map base plus the offset with the value and
16 mask defined in the reboot node. Default will be little endian mode, 32 bit
17 access only. The SYSCON registers map is normally retrieved from the
[all …]
|
| D | syscon-reboot-mode.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/power/reset/syscon-reboot-mode.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic SYSCON reboot mode driver
10 - Sebastian Reichel <sre@kernel.org>
13 This driver gets reboot mode magic value from reboot-mode driver
14 and stores it in a SYSCON mapped register. Then the bootloader
16 value stored. The SYSCON mapped register is retrieved from the
17 parental dt-node plus the offset. So the SYSCON reboot-mode node
[all …]
|
| /linux-5.10/drivers/power/reset/ |
| D | syscon-reboot-mode.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
11 #include <linux/reboot.h>
13 #include <linux/mfd/syscon.h>
14 #include <linux/reboot-mode.h>
18 struct reboot_mode_driver reboot; member
23 static int syscon_reboot_mode_write(struct reboot_mode_driver *reboot, in syscon_reboot_mode_write() argument
29 syscon_rbm = container_of(reboot, struct syscon_reboot_mode, reboot); in syscon_reboot_mode_write()
31 ret = regmap_update_bits(syscon_rbm->map, syscon_rbm->offset, in syscon_reboot_mode_write()
32 syscon_rbm->mask, magic); in syscon_reboot_mode_write()
34 dev_err(reboot->dev, "update reboot mode bits failed\n"); in syscon_reboot_mode_write()
[all …]
|
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
13 bool "ams AS3722 power-off driver"
16 This driver supports turning off board via a ams AS3722 power-off.
35 tristate "Atmel AT91 SAMA5D2-Compatible shutdown controller driver"
57 Say Y here if you have a Broadcom Kona-based board and you wish
72 bool "Cortina Gemini power-off driver"
81 bool "GPIO power-off driver"
97 bool "Hisilicon power-off driver"
100 Reboot support for Hisilicon boards.
103 tristate "Buffalo LinkStation power-off driver"
[all …]
|
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0
2 obj-$(CONFIG_POWER_RESET_AS3722) += as3722-poweroff.o
3 obj-$(CONFIG_POWER_RESET_AT91_POWEROFF) += at91-poweroff.o
4 obj-$(CONFIG_POWER_RESET_AT91_RESET) += at91-reset.o
5 obj-$(CONFIG_POWER_RESET_AT91_SAMA5D2_SHDWC) += at91-sama5d2_shdwc.o
6 obj-$(CONFIG_POWER_RESET_AXXIA) += axxia-reset.o
7 obj-$(CONFIG_POWER_RESET_BRCMKONA) += brcm-kona-reset.o
8 obj-$(CONFIG_POWER_RESET_BRCMSTB) += brcmstb-reboot.o
9 obj-$(CONFIG_POWER_RESET_GEMINI_POWEROFF) += gemini-poweroff.o
10 obj-$(CONFIG_POWER_RESET_GPIO) += gpio-poweroff.o
[all …]
|
| D | syscon-reboot.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Generic Syscon Reboot Driver
11 #include <linux/mfd/syscon.h>
15 #include <linux/reboot.h>
33 /* Issue the reboot */ in syscon_restart_handle()
34 regmap_update_bits(ctx->map, ctx->offset, ctx->mask, ctx->value); in syscon_restart_handle()
45 struct device *dev = &pdev->dev; in syscon_reboot_probe()
49 ctx = devm_kzalloc(&pdev->dev, sizeof(*ctx), GFP_KERNEL); in syscon_reboot_probe()
51 return -ENOMEM; in syscon_reboot_probe()
53 ctx->map = syscon_regmap_lookup_by_phandle(dev->of_node, "regmap"); in syscon_reboot_probe()
[all …]
|
| D | brcmstb-reboot.c | 26 #include <linux/reboot.h>
29 #include <linux/mfd/syscon.h>
51 rc = regmap_write(regmap, rst_src_en, reset_masks->rst_src_en_mask); in brcmstb_restart_handler()
63 rc = regmap_write(regmap, sw_mstr_rst, reset_masks->sw_mstr_rst_mask); in brcmstb_restart_handler()
97 { .compatible = "brcm,brcmstb-reboot", .data = &reset_bits_40nm },
98 { .compatible = "brcm,bcm7038-reboot", .data = &reset_bits_65nm },
105 struct device_node *np = pdev->dev.of_node; in brcmstb_reboot_probe()
111 return -EINVAL; in brcmstb_reboot_probe()
113 reset_masks = of_id->data; in brcmstb_reboot_probe()
115 regmap = syscon_regmap_lookup_by_phandle(np, "syscon"); in brcmstb_reboot_probe()
[all …]
|
| D | arm-versatile-reboot.c | 1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <linux/mfd/syscon.h>
9 #include <linux/reboot.h>
24 * We detect the different syscon types from the compatible strings.
42 .compatible = "arm,core-module-integrator",
46 .compatible = "arm,core-module-versatile",
50 .compatible = "arm,realview-eb-syscon",
54 .compatible = "arm,realview-pb1176-syscon",
58 .compatible = "arm,realview-pb11mp-syscon",
62 .compatible = "arm,realview-pba8-syscon",
[all …]
|
| D | keystone-reset.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * TI keystone reboot driver
13 #include <linux/reboot.h>
15 #include <linux/mfd/syscon.h>
42 * rsctrl_enable_rspll_write - enable access to RSCTRL, RSCFG
71 {.compatible = "ti,keystone-reset", },
83 struct device *dev = &pdev->dev; in rsctrl_probe()
84 struct device_node *np = dev->of_node; in rsctrl_probe()
87 return -ENODEV; in rsctrl_probe()
90 pllctrl_regs = syscon_regmap_lookup_by_phandle(np, "ti,syscon-pll"); in rsctrl_probe()
[all …]
|
| D | axxia-reset.c | 1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/mfd/syscon.h>
16 #include <linux/reboot.h>
29 static struct regmap *syscon; variable
35 regmap_write(syscon, SC_CRIT_WRITE_KEY, 0xab); in axxia_restart_handler()
37 regmap_write(syscon, SC_LATCH_ON_RESET, 0x00000040); in axxia_restart_handler()
39 regmap_write(syscon, SC_EFUSE_INT_STATUS, EFUSE_READ_DONE); in axxia_restart_handler()
41 regmap_update_bits(syscon, SC_RESET_CONTROL, in axxia_restart_handler()
54 struct device *dev = &pdev->dev; in axxia_reset_probe()
57 syscon = syscon_regmap_lookup_by_phandle(dev->of_node, "syscon"); in axxia_reset_probe()
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/arm/bcm/ |
| D | brcm,bcm63138.txt | 1 Broadcom BCM63138 DSL System-on-a-Chip device tree bindings
2 -----------------------------------------------------------
4 Boards compatible with the BCM63138 DSL System-on-a-Chip should have the
13 defined in reset/brcm,bcm63138-pmb.txt for this secondary CPU, and an
14 'enable-method' property.
17 - compatible: should be "brcm,bcm63138-bootlut"
18 - reg: register base address and length for the Boot Lookup table
21 - enable-method: should be "brcm,bcm63138"
24 - enable-method: should be "brcm,bcm63138"
25 - resets: phandle to the relevant PMB controller, one integer indicating the internal
[all …]
|
| D | brcm,brcmstb.txt | 2 -----------------------------------------------
3 Boards with Broadcom Brahma15 ARM-based BCMxxxx (generally BCM7xxx variants)
7 - compatible: "brcm,bcm<chip_id>", "brcm,brcmstb"
11 #address-cells = <2>;
12 #size-cells = <2>;
16 Further, syscon nodes that map platform-specific registers used for general
19 - compatible: "brcm,bcm<chip_id>-sun-top-ctrl", "syscon"
20 - compatible: "brcm,bcm<chip_id>-cpu-biu-ctrl",
21 "brcm,brcmstb-cpu-biu-ctrl",
22 "syscon"
[all …]
|
| /linux-5.10/arch/arm/boot/dts/ |
| D | exynos-syscon-restart.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos SoC syscon reboot/poweroff nodes common definition.
7 poweroff: syscon-poweroff {
8 compatible = "syscon-poweroff";
14 reboot: syscon-reboot { label
15 compatible = "syscon-reboot";
|
| D | mstar-v7.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
13 interrupt-parent = <&gic>;
16 #address-cells = <1>;
17 #size-cells = <0>;
21 compatible = "arm,cortex-a7";
27 compatible = "arm,armv7-timer";
[all …]
|
| D | gemini.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/clock/cortina,gemini-clock.h>
8 #include <dt-bindings/reset/cortina,gemini-reset.h>
9 #include <dt-bindings/gpio/gpio.h>
13 #address-cells = <1>;
14 #size-cells = <1>;
16 compatible = "simple-bus";
17 interrupt-parent = <&intcon>;
20 compatible = "cortina,gemini-flash", "cfi-flash";
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/arm/hisilicon/controller/ |
| D | sysctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Wei Xu <xuwei5@hisilicon.com>
14 used to assist the slave core startup, reboot the system, etc.
23 Hisilicon system controller --> hisilicon,sysctrl
24 HiP01 system controller --> hisilicon,hip01-sysctrl
25 Hi6220 system controller --> hisilicon,hi6220-sysctrl
26 Hi3519 system controller --> hisilicon,hi3519-sysctrl
29 - if:
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/arm/samsung/ |
| D | pmu.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
12 # Custom select to avoid matching all nodes with 'syscon'
18 - samsung,exynos3250-pmu
19 - samsung,exynos4210-pmu
20 - samsung,exynos4412-pmu
21 - samsung,exynos5250-pmu
22 - samsung,exynos5260-pmu
[all …]
|
| /linux-5.10/arch/mips/boot/dts/brcm/ |
| D | bcm3368.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
8 #address-cells = <1>;
9 #size-cells = <0>;
11 mips-hpt-frequency = <150000000>;
27 periph_clk: periph-clk {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
[all …]
|
| D | bcm63268.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
8 #address-cells = <1>;
9 #size-cells = <0>;
11 mips-hpt-frequency = <200000000>;
27 periph_clk: periph-clk {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
[all …]
|
| D | bcm6362.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
8 #address-cells = <1>;
9 #size-cells = <0>;
11 mips-hpt-frequency = <200000000>;
27 periph_clk: periph-clk {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
[all …]
|
| D | bcm6328.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
8 #address-cells = <1>;
9 #size-cells = <0>;
11 mips-hpt-frequency = <160000000>;
27 periph_clk: periph-clk {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
[all …]
|
| D | bcm6358.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
8 #address-cells = <1>;
9 #size-cells = <0>;
11 mips-hpt-frequency = <150000000>;
27 periph_clk: periph-clk {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
[all …]
|
| D | bcm6368.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
8 #address-cells = <1>;
9 #size-cells = <0>;
11 mips-hpt-frequency = <200000000>;
27 periph_clk: periph-clk {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/mips/lantiq/ |
| D | rcu.txt | 5 where each sub-device has it's own set of registers.
11 syscon.
14 -------------------------------------------------------------------------------
16 - compatible : The first and second values must be:
17 "lantiq,xrx200-rcu", "simple-mfd", "syscon"
18 - reg : The address and length of the system control registers
21 -------------------------------------------------------------------------------
24 compatible = "lantiq,xrx200-rcu", "simple-mfd", "syscon";
27 big-endian;
29 reset0: reset-controller@10 {
[all …]
|
| /linux-5.10/arch/mips/boot/dts/img/ |
| D | boston.dts | 1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/clock/boston-clock.h>
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/interrupt-controller/mips-gic.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
15 stdout-path = "uart0:115200";
23 #address-cells = <1>;
[all …]
|