Home
last modified time | relevance | path

Searched full:programmable (Results 1 – 25 of 676) sorted by relevance

12345678910>>...28

/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dfsl,imx8qxp-dc-intc.yaml94 framegen0 programmable interrupt0
97 framegen0 programmable interrupt1
100 framegen0 programmable interrupt2
103 framegen0 programmable interrupt3
124 framegen1 programmable interrupt0
127 framegen1 programmable interrupt1
130 framegen1 programmable interrupt2
133 framegen1 programmable interrupt3
/linux/Documentation/devicetree/bindings/display/xlnx/
H A Dxlnx,zynqmp-dpsub.yaml31 live audio/video streams from the programmable logic. The Video Rendering
75 dp_live_video_in_clk is the live video clock (from Programmable
127 Connections to the programmable logic and the DisplayPort PHYs. Each port
133 description: The live video input from the programmable logic
137 description: The live graphics input from the programmable logic
141 description: The live audio input from the programmable logic
145 description: The blended video output to the programmable logic
149 description: The mixed audio output to the programmable logic
/linux/Documentation/devicetree/bindings/clock/
H A Drenesas,5p35023.yaml7 title: Renesas 5p35023 VersaClock 3 programmable I2C clock generator
13 The 5P35023 is a VersaClock programmable clock generator and
16 architecture design, and each PLL is individually programmable
29 …om/us/en/products/clocks-timing/clock-generation/programmable-clocks/5p35023-versaclock-3s-program…
/linux/include/linux/clk/
H A Dat91_pmc.h30 #define AT91_PMC_PCK0 (1 << 8) /* Programmable Clock 0 */
31 #define AT91_PMC_PCK1 (1 << 9) /* Programmable Clock 1 */
32 #define AT91_PMC_PCK2 (1 << 10) /* Programmable Clock 2 */
33 #define AT91_PMC_PCK3 (1 << 11) /* Programmable Clock 3 */
34 #define AT91_PMC_PCK4 (1 << 12) /* Programmable Clock 4 [AT572D940HF only] */
186 #define AT91_PMC_PCKR(n) (0x40 + ((n) * 4)) /* Programmable Clock 0-N Registers */
187 #define AT91_PMC_ALT_PCKR_CSS (0x7 << 0) /* Programmable Clock Source Selection [alternate lengt…
202 #define AT91_PMC_PCK0RDY (1 << 8) /* Programmable Clock 0 */
203 #define AT91_PMC_PCK1RDY (1 << 9) /* Programmable Clock 1 */
204 #define AT91_PMC_PCK2RDY (1 << 10) /* Programmable Clock 2 */
[all …]
/linux/Documentation/driver-api/
H A Dptp.rst97 - 2 Time stamp external triggers, programmable polarity (opt. interrupt)
103 - 6 GPIOs programmable as inputs or outputs
119 - Programmable output periodic signals
120 - Programmable inputs can time stamp external triggers
123 …- Programmable output PTP clocks, any frequency up to 1GHz (to other PHY/MAC time stampers, refclk…
/linux/Documentation/hwmon/
H A Dmlxreg-fan.rst15 FAN controller is implemented by the programmable device logic.
17 The default registers offsets set within the programmable device is as
45 device. PWM and tachometers are sensed through the on-board programmable
49 one cooling device. It could be as many instances as programmable device
H A Dlm80.rst53 triggered if the rotation speed has dropped below a programmable limit. Fan
54 readings can be divided by a programmable divider (1, 2, 4 or 8) to give
60 An alarm is triggered if the voltage has crossed a programmable minimum
H A Dlm78.rst54 triggered if the rotation speed has dropped below a programmable limit. Fan
55 readings can be divided by a programmable divider (1, 2, 4 or 8) to give
61 An alarm is triggered if the voltage has crossed a programmable minimum
H A Dlm87.rst48 triggered if the rotation speed has dropped below a programmable limit. Fan
49 readings can be divided by a programmable divider (1, 2, 4 or 8) to give
55 volts. An alarm is triggered if the voltage has crossed a programmable
H A Dgl518sm.rst50 triggered if the rotation speed has dropped below a programmable limit. In
53 Fan readings can be divided by a programmable divider (1, 2, 4 or 8) to
59 An alarm is triggered if the voltage has crossed a programmable minimum or
/linux/drivers/fpga/
H A DKconfig173 Select this option to enable common support for Field-Programmable
220 PAC (Programmable Acceleration Card) N3000. It communicates
230 Field-Programmable Gate Array (FPGA) solutions which implement
246 to configure the programmable logic(PL) through PS
255 configure the programmable logic(PL).
/linux/Documentation/devicetree/bindings/mfd/
H A Dactions,atc260x.yaml18 ATC2603C includes 3 programmable DC-DC converters, 9 programmable LDO
20 ATC2609A includes 5 programmable DC-DC converters and 10 programmable LDO
H A Dst,stm32-timers.yaml12 by a programmable prescaler, break input feature, PWM outputs and
15 driven by a programmable prescaler and PWM outputs.
17 programmable prescaler.
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dopp.h58 /* Use programmable clampping value on FMT_CLAMP_COMPONENT_R/G/B. */
117 /* 0x3 - Programmable control A */
119 /* 0x4 - Programmable control B */
127 /* 0x3 - Programmable control A */
129 /* 0x4 - Programmable control B */
/linux/drivers/staging/axis-fifo/
H A Daxis-fifo.txt41 - xlnx,rx-fifo-pe-threshold: RX programmable empty interrupt threshold
43 - xlnx,rx-fifo-pf-threshold: RX programmable full interrupt threshold
49 - xlnx,tx-fifo-pe-threshold: TX programmable empty interrupt threshold
51 - xlnx,tx-fifo-pf-threshold: TX programmable full interrupt threshold
/linux/drivers/staging/iio/accel/
H A DKconfig8 tristate "Analog Devices ADIS16203 Programmable 360 Degrees Inclinometer"
13 Say Y here to build support for Analog Devices adis16203 Programmable
/linux/Documentation/devicetree/bindings/
H A Dtrivial-devices.yaml88 # CPU Supervisor with Nonvolatile Memory and Programmable I/O
184 # 5 Bit Programmable, Pulse-Width Modulator
200 # 10-bit 10 kOhm linear programmable voltage divider
202 # 10-bit 50 kOhm linear programmable voltage divider
204 # 10-bit 10 kOhm linear programmable variable resistor
206 # 10-bit 50 kOhm linear programmable variable resistor
413 # Silicon Labs SI3210 Programmable CMOS SLIC/CODEC with SPI interface
/linux/Documentation/devicetree/bindings/spi/
H A Dspi_oc_tiny.txt8 - baud-width: width, in bits, of the programmable divider used to scale
12 is programmable. They are not needed if the divider is fixed.
/linux/drivers/iio/gyro/
H A DKconfig39 ADIS16250 ADIS16255 and ADIS16251 programmable digital gyroscope sensors.
50 Say yes here to build support for Analog Devices ADXRS290 programmable
61 programmable digital output gyroscope.
/linux/drivers/leds/flash/
H A DKconfig87 channels and each channel is programmable to support up to 1.5 A full
102 RT4505 includes torch and flash functions with programmable current.
131 SY7802 includes torch and flash functions with programmable current.
/linux/drivers/mtd/chips/
H A DKconfig156 bool "Protection Registers aka one-time programmable (OTP) bits"
163 unique set of values. The rest is user-programmable.
165 The user-programmable Protection Registers contain one-time
166 programmable (OTP) bits; when programmed, register bits cannot be
/linux/Documentation/admin-guide/laptops/
H A Dsonypi.rst2 Sony Programmable I/O Control Device Driver Readme
12 This driver enables access to the Sony Programmable I/O Control Device which
24 - programmable keys, back, help, zoom, thumbphrase buttons, etc.
88 programmable keys events). The default event mask is
/linux/drivers/gpio/
H A Dgpio-i8255.c3 * Intel 8255 Programmable Peripheral Interface
99 * Registers an Intel 8255 Programmable Peripheral Interface GPIO controller.
140 MODULE_DESCRIPTION("Intel 8255 Programmable Peripheral Interface");
/linux/drivers/clk/xilinx/
H A DKconfig9 processing system and programmable logic part by using the logicoreIP
27 This driver supports the Xilinx clocking wizard programmable clock
/linux/sound/soc/atmel/
H A DKconfig141 includes programmable User Data and Channel Status fields.
155 includes programmable User Data and Channel Status fields.
169 2 data lines. The signal path includes an audio grade programmable

12345678910>>...28