Home
last modified time | relevance | path

Searched +full:per +full:- +full:core (Results 1 – 25 of 1030) sorted by relevance

12345678910>>...42

/linux-5.10/tools/perf/pmu-events/arch/x86/haswellx/
Dhsx-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json8 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
14 "BriefDescription": "Core cycles when the thread is not in halt state.",
17 … thread enters the halt state when it is running the HLT instruction. The core frequency may chang…
23 …"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt stat…
32 "BriefDescription": "Reference cycles when the core is not in halt state.",
35core is not in a halt state. The core enters the halt state when it is running the HLT instruction…
72 …"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear even…
83 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
88 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
98 …ued by the Front-end of the pipeline to the Back-end. This event is counted at the allocation stag…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/haswell/
Dhsw-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json3 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
13 … thread enters the halt state when it is running the HLT instruction. The core frequency may chang…
18 "BriefDescription": "Core cycles when the thread is not in halt state.",
27 …"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt stat…
31core is not in a halt state. The core enters the halt state when it is running the HLT instruction…
36 "BriefDescription": "Reference cycles when the core is not in halt state.",
76 …"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear even…
81 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
88 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
93 …ued by the Front-end of the pipeline to the Back-end. This event is counted at the allocation stag…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/ivytown/
Divt-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json15 "BriefDescription": "Core cycles when the thread is not in halt state.",
19 …"PublicDescription": "Core cycles when at least one thread on the physical core is not in halt sta…
25 …"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt stat…
33 "BriefDescription": "Reference cycles when the core is not in halt state.",
43 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
94 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
99 …Uops issued by the RAT to RS. Set Cmask = 1, Inv = 1, Any= 1to count stalled cycles of this core.",
134 "PublicDescription": "Number of flags-merge uops allocated. Such uops adds delay.",
140 "BriefDescription": "Number of flags-merge uops being allocated.",
186 … thread enters the halt state when it is running the HLT instruction. The core frequency may chang…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/skylakex/
Dskx-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CL…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * ( INT_MISC.RECOVERY_CYCLES_ANY …
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/skylake/
Dskl-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json3 …tion. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro
12core cycles while the thread is not in a halt state. The thread enters the halt state when it is r…
17 "BriefDescription": "Core cycles when the thread is not in halt state",
26 …"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt stat…
30core is not in a halt state. The core enters the halt state when it is running the HLT instruction…
35 "BriefDescription": "Reference cycles when the core is not in halt state.",
39-on-Store blocking code preventing store forwarding. This includes cases when:a. preceding store c…
69 …"PublicDescription": "Core cycles the Resource allocator was stalled due to recovery from an earli…
75 …"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear even…
85 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/jaketown/
Djkt-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/ivybridge/
Divb-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json15 "BriefDescription": "Core cycles when the thread is not in halt state.",
19 …"PublicDescription": "Core cycles when at least one thread on the physical core is not in halt sta…
25 …"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt stat…
33 "BriefDescription": "Reference cycles when the core is not in halt state.",
43 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
94 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
99 …Uops issued by the RAT to RS. Set Cmask = 1, Inv = 1, Any= 1to count stalled cycles of this core.",
134 "PublicDescription": "Number of flags-merge uops allocated. Such uops adds delay.",
140 "BriefDescription": "Number of flags-merge uops being allocated.",
186 … thread enters the halt state when it is running the HLT instruction. The core frequency may chang…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/broadwell/
Dbdw-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/sandybridge/
Dsnb-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/broadwellx/
Dbdx-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * (( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_C…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (( INT_MISC.RECOVERY_CYCLES_ANY…
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json7 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
13 "BriefDescription": "Core cycles when the thread is not in halt state",
16core cycles while the thread is not in a halt state. The thread enters the halt state when it is r…
22 …"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt stat…
31 "BriefDescription": "Reference cycles when the core is not in halt state.",
34core is not in a halt state. The core enters the halt state when it is running the HLT instruction…
41 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
44-on-Store blocking code preventing store forwarding. This includes cases when:\n - preceding store…
70 …"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear even…
81 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/cascadelakex/
Dclx-metrics.json4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * cycles)",
7core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
11 …"MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CL…
14core responsible to fetch operations that are executed later on by the Backend part. Within the Fr…
18 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4…
21 …s for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For…
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
25 …"MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * ( INT_MISC.RECOVERY_CYCLES_ANY …
28-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work…
[all …]
Dpipeline.json51 … thread enters the halt state when it is running the HLT instruction. The core frequency may chang…
67 "BriefDescription": "Cycles with no micro-ops executed from any thread on physical core.",
79 …Description": "Core cycles the allocator was stalled due to recovery from earlier clear event for …
94 …"PublicDescription": "Counts the cycles when 4 uops are delivered by the LSD (Loop-stream detector…
99 "BriefDescription": "Core cycles when the thread is not in halt state",
103core cycles while the thread is not in a halt state. The thread enters the halt state when it is r…
109 …"BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is un…
130 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
140 …"BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread i…
173 …tion. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro
[all …]
/linux-5.10/tools/perf/pmu-events/arch/powerpc/power8/
Dmetrics.json21 "BriefDescription": "% of Branch miss predictions per instruction",
27 "BriefDescription": "Count cache branch misprediction per instruction",
39 "BriefDescription": "CR MisPredictions per Instruction",
46 "MetricExpr": "(PM_BR_MPRED_TA - PM_BR_MPRED_CCACHE) / PM_RUN_INST_CMPL * 100",
52 …"MetricExpr": "(PM_BR_MPRED_TA - PM_BR_MPRED_CCACHE) / (PM_BR_PRED_LSTACK_BR0 + PM_BR_PRED_LSTACK_…
57 "BriefDescription": "TA MisPredictions per Instruction",
124 "MetricExpr": "(PM_CMPLU_STALL_BRU_CRU - PM_CMPLU_STALL_BRU) / PM_RUN_INST_CMPL",
135 "BriefDescription": "Cycles stalled by FXU Multi-Cycle Instructions",
148 …"MetricExpr": "(PM_CMPLU_STALL_FXU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_FXLONG / PM_RUN_INST_CMPL…
208 "MetricExpr": "(PM_GCT_NOSLOT_IC_MISS - PM_GCT_NOSLOT_IC_L3MISS) / PM_RUN_INST_CMPL",
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/broadwellde/
Dbdwde-metrics.json3 "BriefDescription": "Instructions Per Cycle (per logical thread)",
9 "BriefDescription": "Uops Per Instruction",
27 "BriefDescription": "Cycles Per Instruction (threaded)",
33 …"BriefDescription": "Per-thread actual clocks when the logical processor is active. This is called…
39 "BriefDescription": "Total issue-pipeline slots",
51 "BriefDescription": "Instructions Per Cycle (per physical core)",
57 …"BriefDescription": "Instruction-Level-Parallelism (average number of uops executed when there is …
58 …"MetricExpr": "UOPS_EXECUTED.THREAD / ( cpu@uops_executed.core\\,cmask\\=1@ / 2) if #SMT_on else U…
64 …"MetricExpr": "2* ( RS_EVENTS.EMPTY_CYCLES - ICACHE.IFDATA_STALL - ( 14 * ITLB_MISSES.STLB_HIT + …
69 "BriefDescription": "Core actual clocks when any thread is active on the physical core",
[all …]
/linux-5.10/tools/perf/pmu-events/arch/powerpc/power9/
Dmetrics.json8 "BriefDescription": "Count cache branch misprediction per instruction",
56 …"BriefDescription": "Finish stall because the NTF instruction was a multi-cycle instruction issued…
63 "MetricExpr": "dfu_stall_cpi - dflong_stall_cpi",
75 "MetricExpr": "dmiss_non_local_stall_cpi - dmiss_remote_stall_cpi",
93 "MetricExpr": "dmiss_l2l3_stall_cpi - dmiss_l2l3_conflict_stall_cpi",
117 "MetricExpr": "dmiss_l3miss_stall_cpi - dmiss_l21_l31_stall_cpi - dmiss_lmem_stall_cpi",
129 "MetricExpr": "dp_stall_cpi - dplong_stall_cpi",
140 …"BriefDescription": "Finish stall because the NTF instruction was a scalar multi-cycle instruction…
176 "MetricExpr": "exec_unit_stall_cpi - scalar_stall_cpi - vector_stall_cpi",
187 …ction is not allowed to complete because any of the 4 threads in the same core suffered a flush, w…
[all …]
/linux-5.10/Documentation/x86/
Dtopology.rst1 .. SPDX-License-Identifier: GPL-2.0
11 The architecture-agnostic topology definitions are in
12 Documentation/admin-guide/cputopology.rst. This file holds x86-specific
17 Needless to say, code should use the generic functions - this file is *only*
35 - packages
36 - cores
37 - threads
46 Package-related topology information in the kernel:
48 - cpuinfo_x86.x86_max_cores:
52 - cpuinfo_x86.x86_max_dies:
[all …]
/linux-5.10/tools/perf/Documentation/
Dperf-stat.txt1 perf-stat(1)
5 ----
6 perf-stat - Run a command and gather performance counter statistics
9 --------
11 'perf stat' [-e <EVENT> | --event=EVENT] [-a] <command>
12 'perf stat' [-e <EVENT> | --event=EVENT] [-a] -- <command> [<options>]
13 'perf stat' [-e <EVENT> | --event=EVENT] [-a] record [-o file] -- <command> [<options>]
14 'perf stat' report [-i file]
17 -----------
23 -------
[all …]
/linux-5.10/tools/perf/pmu-events/arch/x86/goldmont/
Dother.json10 "BriefDescription": "Cycles code-fetch stalled due to any reason."
20 "BriefDescription": "Cycles code-fetch stalled due to an outstanding ITLB miss."
24 …"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by th…
30 "BriefDescription": "Unfilled issue slots per cycle"
34 …e slots per core cycle that were not consumed because of a full resource in the backend. Includin…
40 … "BriefDescription": "Unfilled issue slots per cycle because of a full resource in the backend"
44 …slots per core cycle that were not consumed by the backend because allocation is stalled waiting f…
50 "BriefDescription": "Unfilled issue slots per cycle to recover"
64 …scription": "Counts the number of core cycles during which interrupts are masked (disabled). Incre…
74 …"PublicDescription": "Counts core cycles during which there are pending interrupts, but interrupts…
/linux-5.10/tools/perf/pmu-events/arch/x86/goldmontplus/
Dother.json12 "BriefDescription": "Cycles code-fetch stalled due to any reason."
24 "BriefDescription": "Cycles the code-fetch stalls and an ITLB miss is outstanding."
28 …"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by th…
36 "BriefDescription": "Unfilled issue slots per cycle"
40 …e slots per core cycle that were not consumed because of a full resource in the backend. Includin…
48 … "BriefDescription": "Unfilled issue slots per cycle because of a full resource in the backend"
52 …slots per core cycle that were not consumed by the backend because allocation is stalled waiting f…
60 "BriefDescription": "Unfilled issue slots per cycle to recover"
76 …scription": "Counts the number of core cycles during which interrupts are masked (disabled). Incre…
88 …"PublicDescription": "Counts core cycles during which there are pending interrupts, but interrupts…

12345678910>>...42