Searched +full:gcc +full:- +full:sdm630 (Results 1 – 10 of 10) sorted by relevance
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,gcc-sdm660.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sdm660.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm SDM660/SDM630/SDM636 Global Clock & Reset Controller 10 - Stephen Boyd <sboyd@kernel.org> 11 - Taniya Das <quic_tdas@quicinc.com> 15 domains on SDM630, SDM636 and SDM660 18 include/dt-bindings/clock/qcom,gcc-sdm660.h (qcom,gcc-sdm630 and qcom,gcc-sdm660) 20 $ref: qcom,gcc.yaml# [all …]
|
H A D | qcom,gpucc-sdm660.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,gpucc-sdm660.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Graphics Clock & Reset Controller on SDM630 and SDM660 10 - AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org> 14 power domains on SDM630 and SDM660. 16 See also dt-bindings/clock/qcom,gpucc-sdm660.h. 21 - qcom,gpucc-sdm630 22 - qcom,gpucc-sdm660 [all …]
|
H A D | qcom,mmcc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jeffrey Hugo <quic_jhugo@quicinc.com> 11 - Taniya Das <quic_tdas@quicinc.com> 20 - qcom,mmcc-apq8064 21 - qcom,mmcc-apq8084 22 - qcom,mmcc-msm8226 23 - qcom,mmcc-msm8660 24 - qcom,mmcc-msm8960 [all …]
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | sdm630.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 7 #include <dt-bindings/clock/qcom,dsi-phy-28nm.h> 8 #include <dt-bindings/clock/qcom,gcc-sdm660.h> 9 #include <dt-bindings/clock/qcom,gpucc-sdm660.h> 10 #include <dt-bindings/clock/qcom,mmcc-sdm660.h> 11 #include <dt-bindings/clock/qcom,rpmcc.h> 12 #include <dt-bindings/firmware/qcom,scm.h> 13 #include <dt-bindings/interconnect/qcom,sdm660.h> 14 #include <dt-bindings/power/qcom-rpmpd.h> 15 #include <dt-bindings/gpio/gpio.h> [all …]
|
H A D | sdm660.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 10 #include "sdm630.dtsi" 13 compatible = "qcom,adreno-512.0", "qcom,adreno"; 14 operating-points-v2 = <&gpu_sdm660_opp_table>; 16 gpu_sdm660_opp_table: opp-table { 17 compatible = "operating-points-v2"; 23 * at the same opp-level 25 opp-750000000 { 26 opp-hz = /bits/ 64 <750000000>; 27 opp-level = <RPM_SMD_LEVEL_TURBO>; [all …]
|
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | qcom,mdp5.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org> 15 - Rob Clark <robdclark@gmail.com> 20 - const: qcom,mdp5 22 - items: 23 - enum: 24 - qcom,apq8084-mdp5 25 - qcom,msm8226-mdp5 [all …]
|
/linux/Documentation/devicetree/bindings/dma/ |
H A D | qcom,bam-dma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/dma/qcom,bam-dma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andy Gross <agross@kernel.org> 11 - Bjorn Andersson <andersson@kernel.org> 14 - $ref: dma-controller.yaml# 19 - enum: 21 - qcom,bam-v1.3.0 23 - qcom,bam-v1.4.0 [all …]
|
/linux/Documentation/devicetree/bindings/mmc/ |
H A D | sdhci-msm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/sdhci-msm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm SDHCI controller (sdhci-msm) 10 - Bjorn Andersson <andersson@kernel.org> 11 - Konrad Dybcio <konradybcio@kernel.org> 20 - enum: 21 - qcom,sdhci-msm-v4 23 - items: [all …]
|
/linux/Documentation/devicetree/bindings/arm/ |
H A D | qcom-soc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/arm/qcom-soc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <andersson@kernel.org> 15 qcom,SoC-IP 18 qcom,sdm845-llcc-bwmon 26 pattern: "^qcom,.*(apq|ipq|mdm|msm|qcm|qcs|q[dr]u|sa|sar|sc|sd[amx]|sm|x1[ep])[0-9]+.*$" 28 - compatible 34 - pattern: "^qcom,(apq|ipq|mdm|msm|qcm|qcs|q[dr]u|sa|sc|sd[amx]|sm|x1[ep])[0-9]+(pro)?-.*$" [all …]
|
/linux/drivers/clk/qcom/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 206 CMN PLL consumes the AHB/SYS clocks from GCC and supplies 207 the output clocks to the networking hardware and GCC blocks. 840 Support for the graphics clock controller on SDM630/636/660 devices. 1375 Say Y if you want to toggle LPASS-adjacent resets within 1493 tristate "High-Frequency PLL (HFPLL) Clock Controller" 1495 Support for the high-frequency PLLs present on Qualcomm devices. 1502 Support for the Krait ACC and GCC clock controllers. Say Y
|