Home
last modified time | relevance | path

Searched full:clk_uart0 (Results 1 – 25 of 50) sorted by relevance

12

/linux/Documentation/devicetree/bindings/serial/
H A Dactions,owl-uart.yaml46 clocks = <&cmu CLK_UART0>;
H A Dsprd-uart.yaml79 clocks = <&clk_ap_apb_gates 9>, <&clk_uart0>, <&ext_26m>;
/linux/include/dt-bindings/clock/
H A Dactions,s500-cmu.h58 #define CLK_UART0 38 macro
H A Dactions,s700-cmu.h58 #define CLK_UART0 36 macro
H A Dactions,s900-cmu.h85 #define CLK_UART0 67 macro
H A Dpistachio-clk.h39 #define CLK_UART0 48 macro
H A Dexynos5250.h93 #define CLK_UART0 289 macro
H A Ds5pv210.h161 #define CLK_UART0 143 macro
H A Dexynos5420.h66 #define CLK_UART0 257 macro
H A Dexynos4.h150 #define CLK_UART0 312 macro
H A Dexynos3250.h222 #define CLK_UART0 216 macro
H A Dspacemit,k1-syscon.h85 #define CLK_UART0 0 macro
H A Dsprd,ums512-clk.h139 #define CLK_UART0 11 macro
H A Dsprd,sc9860-clk.h85 #define CLK_UART0 2 macro
H A Drockchip,rk3528-cru.h404 #define CLK_UART0 392 macro
/linux/drivers/clk/actions/
H A Dowl-s700.c282 static OWL_COMP_DIV(clk_uart0, "uart0", uart_clk_mux_p,
445 &clk_uart0.common,
528 [CLK_UART0] = &clk_uart0.common.hw,
/linux/drivers/clk/hisilicon/
H A Dclk-hi3519.c58 { HI3519_UART0_CLK, "clk_uart0", "24m",
H A Dcrg-hi3516cv300.c87 { HI3516CV300_UART0_CLK, "clk_uart0", "uart_mux", CLK_SET_RATE_PARENT,
/linux/drivers/clk/sophgo/
H A Dclk-cv1800.c519 static CV1800_GATE(clk_uart0, clk_uart_parents,
1106 [CLK_UART0] = &clk_uart0.common.hw,
1337 [CLK_UART0] = &clk_uart0.common.hw,
/linux/arch/arm/boot/dts/samsung/
H A Ds5pv210.dtsi321 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
/linux/arch/arm64/boot/dts/actions/
H A Ds700.dtsi119 clocks = <&cmu CLK_UART0>;
H A Ds900.dtsi125 clocks = <&cmu CLK_UART0>;
/linux/arch/arm64/boot/dts/sprd/
H A Dwhale2.dtsi78 <&ap_clk CLK_UART0>,
/linux/arch/arm/boot/dts/actions/
H A Dowl-s500.dtsi136 clocks = <&cmu CLK_UART0>;
/linux/drivers/clk/samsung/
H A Dclk-exynos5410.c198 GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),

12