Searched full:mpsoc (Results 1 – 25 of 35) sorted by relevance
12
| /linux-5.10/Documentation/devicetree/bindings/reset/ |
| D | xlnx,zynqmp-reset.txt | 2 = Zynq UltraScale+ MPSoC and Versal reset driver binding =
4 The Zynq UltraScale+ MPSoC and Versal has several different resets.
6 See Chapter 36 of the Zynq UltraScale+ MPSoC TRM (UG) for more information
13 - compatible: "xlnx,zynqmp-reset" for Zynq UltraScale+ MPSoC platform
41 For list of all valid reset indices for Zynq UltraScale+ MPSoC see
|
| /linux-5.10/drivers/firmware/xilinx/ |
| D | Kconfig | 4 menu "Zynq MPSoC Firmware Drivers"
8 bool "Enable Xilinx Zynq MPSoC firmware interface"
20 bool "Enable Xilinx Zynq MPSoC firmware debug APIs"
|
| D | zynqmp-debug.h | 3 * Xilinx Zynq MPSoC Firmware layer
|
| D | zynqmp-debug.c | 3 * Xilinx Zynq MPSoC Firmware layer for debugfs APIs
|
| /linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | xlnx,zynqmp-clk.txt | 2 Device Tree Clock bindings for the Zynq Ultrascale+ MPSoC controlled using
3 Zynq MPSoC firmware interface
5 The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock
24 The Zynq UltraScale+ MPSoC has one primary and four alternative reference clock
|
| /linux-5.10/Documentation/devicetree/bindings/firmware/xilinx/ |
| D | xlnx,zynqmp-firmware.txt | 2 Device Tree Bindings for the Xilinx Zynq MPSoC Firmware Interface
15 "xlnx,zynqmp-firmware" for Zynq Ultrascale+ MPSoC
26 Zynq Ultrascale+ MPSoC
|
| /linux-5.10/Documentation/driver-api/xilinx/ |
| D | eemi.rst | 2 Xilinx Zynq MPSoC EEMI Documentation
5 Xilinx Zynq MPSoC Firmware Interface
19 EEMI ops is a structure containing all eemi APIs supported by Zynq MPSoC.
|
| /linux-5.10/Documentation/devicetree/bindings/rtc/ |
| D | xlnx-rtc.txt | 1 * Xilinx Zynq Ultrascale+ MPSoC Real Time Clock
3 RTC controller for the Xilinx Zynq MPSoC Real Time Clock
|
| /linux-5.10/drivers/soc/xilinx/ |
| D | Kconfig | 21 bool "Enable Xilinx Zynq MPSoC Power Management driver"
36 bool "Enable Zynq MPSoC generic PM domains"
|
| D | zynqmp_power.c | 3 * Xilinx Zynq MPSoC Power Management
|
| /linux-5.10/Documentation/devicetree/bindings/power/ |
| D | xlnx,zynqmp-genpd.txt | 2 Device Tree Bindings for the Xilinx Zynq MPSoC PM domains
9 == Zynq MPSoC Generic PM Domain Node ==
|
| /linux-5.10/drivers/clk/zynqmp/ |
| D | Makefile | 2 # Zynq Ultrascale+ MPSoC clock specific Makefile
|
| D | clk-mux-zynqmp.c | 3 * Zynq UltraScale+ MPSoC mux
|
| D | clk-gate-zynqmp.c | 3 * Zynq UltraScale+ MPSoC clock controller
|
| /linux-5.10/Documentation/devicetree/bindings/fpga/ |
| D | xlnx,zynqmp-pcap-fpga.txt | 1 Devicetree bindings for Zynq Ultrascale MPSoC FPGA Manager.
|
| /linux-5.10/Documentation/devicetree/bindings/serial/ |
| D | cdns,uart.txt | 6 Use "xlnx,zynqmp-uart","cdns,uart-r1p12" for Zynq Ultrascale+ MPSoC.
|
| /linux-5.10/Documentation/devicetree/bindings/spi/ |
| D | spi-zynqmp-qspi.txt | 1 Xilinx Zynq UltraScale+ MPSoC GQSPI controller Device Tree Bindings
|
| /linux-5.10/Documentation/devicetree/bindings/nvmem/ |
| D | xlnx,zynqmp-nvmem.txt | 2 = Zynq UltraScale+ MPSoC nvmem firmware driver binding =
|
| /linux-5.10/drivers/rtc/ |
| D | rtc-zynqmp.c | 3 * Xilinx Zynq Ultrascale+ MPSoC Real Time Clock Driver
322 MODULE_DESCRIPTION("Xilinx Zynq MPSoC RTC driver");
|
| /linux-5.10/include/dt-bindings/clock/ |
| D | xlnx-zynqmp-clk.h | 3 * Xilinx Zynq MPSoC Firmware layer
|
| /linux-5.10/Documentation/devicetree/bindings/power/reset/ |
| D | xlnx,zynqmp-power.txt | 2 Device Tree Bindings for the Xilinx Zynq MPSoC Power Management
|
| /linux-5.10/Documentation/devicetree/bindings/net/ |
| D | macb.txt | 17 Use "cdns,zynqmp-gem" for Zynq Ultrascale+ MPSoC.
|
| /linux-5.10/Documentation/devicetree/bindings/arm/ |
| D | xilinx.yaml | 13 Xilinx boards with Zynq-7000 SOC or Zynq UltraScale+ MPSoC
|
| /linux-5.10/Documentation/devicetree/bindings/display/xlnx/ |
| D | xlnx,zynqmp-dpsub.yaml | 10 The DisplayPort subsystem of Xilinx ZynqMP (Zynq UltraScale+ MPSoC)
|
| /linux-5.10/Documentation/devicetree/bindings/mailbox/ |
| D | xlnx,zynqmp-ipi-mailbox.txt | 5 messaging between two Xilinx Zynq UltraScale+ MPSoC IPI agents. Each IPI
|
12