Home
last modified time | relevance | path

Searched +full:0 +full:x400000 (Results 1 – 25 of 519) sorted by relevance

12345678910>>...21

/linux/drivers/virt/nitro_enclaves/
H A Dne_misc_dev_test.c6 #define INVALID_VALUE (~0ull)
17 * Add the region from 0x1000 to (0x1000 + 0x200000 - 1):
22 * num = 0
25 {0x1000, 0x200000, -EINVAL, 0, INVALID_VALUE, INVALID_VALUE},
28 * Add the region from 0x200000 to (0x20000
[all...]
/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-cc108.dts29 memory@0 {
31 reg = <0x0 0x20000000>;
36 #phy-cells = <0>;
41 #phy-cells = <0>;
58 flash@0 { /* 16 MB */
60 reg = <0x0>;
66 partition@0 {
68 reg = <0x0 0x40000
[all...]
/linux/drivers/mtd/chips/
H A Dfwh_lock.h7 FWH_UNLOCKED = 0,
37 if (chip->start < 0x400000) { in fwh_xxlock_oneblock()
38 pr_debug( "MTD %s(): chip->start: %lx wanted >= 0x400000\n", in fwh_xxlock_oneblock()
49 * which is 0 at the start of the chip, and then the offset of in fwh_xxlock_oneblock()
53 adr = (adr & ~0xffffUL) | 0x2; in fwh_xxlock_oneblock()
54 adr += chip->start - 0x400000; in fwh_xxlock_oneblock()
[all...]
/linux/tools/perf/tests/shell/attr/
H A Dtest-record-user-regs-sve-aarch649 auxv = auxv["AT_HWCAP"] & 0x400000 == 0x400000
/linux/arch/powerpc/kernel/
H A Dvecemu.c25 0x800000,
26 0x8b95c2,
27 0x9837f0,
28 0xa5fed7,
29 0xb504f3,
30 0xc5672a,
31 0xd744fd,
32 0xeac0c7
45 exp = ((s >> 23) & 0xff) - 127; in eexp2()
48 if (exp == 128 && (s & 0x7ffff in eexp2()
[all...]
/linux/drivers/accel/habanalabs/include/goya/asic_reg/
H A Dpsoc_global_conf_masks.h23 #define PSOC_GLOBAL_CONF_NON_RST_FLOPS_VAL_SHIFT 0
24 #define PSOC_GLOBAL_CONF_NON_RST_FLOPS_VAL_MASK 0xFFFFFFFF
27 #define PSOC_GLOBAL_CONF_PCI_FW_FSM_EN_SHIFT 0
28 #define PSOC_GLOBAL_CONF_PCI_FW_FSM_EN_MASK 0x1
31 #define PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START_IND_SHIFT 0
32 #define PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START_IND_MASK 0x1
35 #define PSOC_GLOBAL_CONF_BTM_FSM_STATE_SHIFT 0
36 #define PSOC_GLOBAL_CONF_BTM_FSM_STATE_MASK 0xF
39 #define PSOC_GLOBAL_CONF_SW_BTM_FSM_CTRL_SHIFT 0
40 #define PSOC_GLOBAL_CONF_SW_BTM_FSM_CTRL_MASK 0x
[all...]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sm6115-tlmm.yaml59 - pattern: "^gpio([0-9]|[1-9][0-9]|10[0-9]|11[0-2])$"
101 reg = <0x500000 0x400000>,
102 <0x900000 0x400000>,
[all...]
H A Dqcom,sdm630-pinctrl.yaml69 - pattern: "^gpio([0-9]|[1-9][0-9]|10[0-9]|11[0-3])$"
133 reg = <0x03100000 0x400000>,
134 <0x03500000 0x400000>,
[all...]
/linux/arch/arm/boot/dts/marvell/
H A Darmada-370-mirabox.dts20 memory@0 {
22 reg = <0x00000000 0x20000000>; /* 512 MB */
26 ranges = <MBUS_ID(0xf0, 0x01) 0 0xd0000000 0x100000
27 MBUS_ID(0x01, 0xe
[all...]
H A Darmada-398-db.dts23 reg = <0x00000000 0x80000000>; /* 2 GB */
27 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
28 MBUS_ID(0x01, 0x1d) 0
[all...]
H A Darmada-390-db.dts24 reg = <0x00000000 0x80000000>; /* 2 GB */
28 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
29 MBUS_ID(0x01, 0x1d) 0
[all...]
/linux/arch/powerpc/boot/dts/fsl/
H A Dqoriq-fman-0.dtsi2 * QorIQ FMan device tree stub [ controller @ offset 0x400000 ]
38 cell-index = <0>;
40 ranges = <0 0x400000 0xfe000>;
41 reg = <0x400000 0xfe00
[all...]
H A Dqoriq-fman3l-0.dtsi2 * QorIQ FMan v3 device tree stub [ controller @ offset 0x400000 ]
38 cell-index = <0>;
40 ranges = <0 0x400000 0xfe000>;
41 reg = <0x400000 0xfe00
[all...]
H A Dqoriq-fman3-0.dtsi2 * QorIQ FMan v3 device tree stub [ controller @ offset 0x400000 ]
38 cell-index = <0>;
40 ranges = <0 0x400000 0xfe000>;
41 reg = <0x400000 0xfe00
[all...]
/linux/tools/testing/selftests/kexec/
H A Dtest_kexec_jump.c50 segment.mem = (void *)0x400000; in main()
51 segment.memsz = 0x1000; in main()
52 ret = syscall(__NR_kexec_load, 0x400000, 1, &segment, KEXEC_PRESERVE_CONTEXT); in main()
70 return 0; in main()
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dandestech,plicsw.yaml49 reg = <0x400000 0x400000>;
/linux/tools/testing/selftests/ptrace/
H A Dget_set_sud.c22 int ret = 0; in TEST()
26 ASSERT_GE(child, 0); in TEST()
27 if (child == 0) { in TEST()
28 ASSERT_EQ(0, sys_ptrace(PTRACE_TRACEME, 0, 0, 0)) { in TEST()
35 waitpid(child, &status, 0); in TEST()
37 memset(&config, 0xff, sizeof(config)); in TEST()
43 ASSERT_EQ(ret, 0); in TEST()
[all...]
/linux/tools/perf/tests/
H A Dhists_common.h12 #define FAKE_MAP_PERF 0x400000
13 #define FAKE_MAP_BASH 0x400000
14 #define FAKE_MAP_LIBC 0x500000
15 #define FAKE_MAP_KERNEL 0xf00000
16 #define FAKE_MAP_LENGTH 0x100000
/linux/Documentation/devicetree/bindings/bus/
H A Dallwinner,sun50i-a64-de2.yaml15 pattern: "^bus(@[0-9a-f]+)?$"
47 "^[a-zA-Z][a-zA-Z0-9,+\\-._]{0,63}@[0-9a-fA-F]+$":
71 reg = <0x1000000 0x400000>;
75 ranges = <0 0x1000000 0x400000>;
[all...]
/linux/Documentation/devicetree/bindings/soc/fsl/
H A Dfsl,qman-fqd.yaml65 size = <0 0x400000>;
66 alignment = <0 0x400000>;
/linux/arch/arm/boot/dts/microchip/
H A Dat91-lmu5000.dts20 reg = <0x20000000 0x4000000>;
28 main_clock: clock@0 {
43 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
48 reg = <0x3 0x0 0x800000>;
62 kernel@0 {
64 reg = <0x0 0x40000
[all...]
/linux/drivers/mtd/maps/
H A Dsolutionengine.c24 .size = 0x400000,
30 .size = 0x400000,
38 /* First probe at offset 0 */ in init_soleng_maps()
39 soleng_flash_map.phys = 0; in init_soleng_maps()
40 soleng_flash_map.virt = (void __iomem *)P2SEGADDR(0); in init_soleng_maps()
41 soleng_eprom_map.phys = 0x01000000; in init_soleng_maps()
42 soleng_eprom_map.virt = (void __iomem *)P1SEGADDR(0x01000000); in init_soleng_maps()
46 printk(KERN_NOTICE "Probing for flash chips at 0x0000000 in init_soleng_maps()
[all...]
/linux/arch/mips/boot/dts/lantiq/
H A Ddanube_easy50712.dts11 memory@0 {
13 reg = <0x0 0x2000000>;
19 localbus@0 {
22 ranges = <0 0 0x0 0x3ffffff /* addrsel0 */
23 1 0 0x400000
[all...]
/linux/drivers/net/wireless/intel/iwlwifi/cfg/
H A Dax210.c19 #define IWL_AX210_SMEM_OFFSET 0x400000
20 #define IWL_AX210_SMEM_LEN 0xD0000
35 .mac_addr_from_csr = 0x380,
36 .min_umac_error_event_table = 0x400000,
37 .d3_debug_data_base_addr = 0x401000,
50 .gp2_reg_addr = 0xd02c68,
59 .mask = 0xffffffff,
75 .umac_prph_offset = 0x30000
[all...]
/linux/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_5_1_sh_mask.h27 #define MM_INDEX__MM_OFFSET_MASK 0x7fffffff
28 #define MM_INDEX__MM_OFFSET__SHIFT 0x0
29 #define MM_INDEX__MM_APER_MASK 0x80000000
30 #define MM_INDEX__MM_APER__SHIFT 0x1f
31 #define MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffff
32 #define MM_INDEX_HI__MM_OFFSET_HI__SHIFT 0x0
33 #define MM_DATA__MM_DATA_MASK 0xffffffff
34 #define MM_DATA__MM_DATA__SHIFT 0x0
35 #define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS_MASK 0x2
36 #define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS__SHIFT 0x
[all...]

12345678910>>...21