| /src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrP10.td | 2195 def : xxevalPattern<(and v4i32:$vA, (vnot (or v4i32:$vB, v4i32:$vC))), 8>; 2197 def : xxevalPattern<(and v4i32:$vA, (vnot (xor v4i32:$vB, v4i32:$vC))), 9>; 2199 def : xxevalPattern<(and v4i32:$vA, (vnot (and v4i32:$vB, v4i32:$vC))), 14>; 2203 def : xxevalPattern<(vnot (and v4i32:$vA, (and v4i32:$vB, v4i32:$vC))), 2206 def : xxevalPattern<(vnot (and v4i32:$vA, (xor v4i32:$vB, v4i32:$vC))), 2209 def : xxevalPattern<(vnot (and v4i32:$vA, (or v4i32:$vB, v4i32:$vC))), 2212 def : xxevalPattern<(or (vnot v4i32:$vA), (or v4i32:$vB, v4i32:$vC)), 2215 def : xxevalPattern<(or (vnot v4i32:$vA), (xor v4i32:$vB, v4i32:$vC)), 2218 def : xxevalPattern<(or (vnot v4i32:$vA), (and v4i32:$vB, v4i32:$vC)), 2224 (vnot (or v4i32:$vA, (or v4i32:$vB, v4i32:$vC)))), [all …]
|
| H A D | PPCInstrAltivec.td | 519 (vnot v4i32:$VB)))]>; 682 [(set v4i32:$VD, (vnot (or v4i32:$VA, 866 def : InstAlias<"vnot $vD, $vA", (VNOR vrrc:$vD, vrrc:$vA, vrrc:$vA)>; 1039 def : Pat<(vnot v4i32:$vA), (VNOR $vA, $vA)>; 1041 def : Pat<(vnot (or v4i32:$A, v4i32:$B)), 1043 def : Pat<(and v4i32:$A, (vnot v4i32:$B)), 1151 def : Pat<(v4i32 (sra (sub v4i32:$vA, (vnot v4i32:$vB)), 1153 def : Pat<(v8i16 (sra (sub v8i16:$vA, (v8i16 (bitconvert(vnot v4i32:$vB)))), 1155 def : Pat<(v16i8 (sra (sub v16i8:$vA, (v16i8 (bitconvert(vnot v4i32:$vB)))), 1157 def : Pat<(v4i32 (srl (sub v4i32:$vA, (vnot v4i32:$vB)), [all …]
|
| H A D | PPCInstrVSX.td | 999 (vnot v4i32:$XB)))]>; 1004 [(set v4i32:$XT, (vnot (or v4i32:$XA, 1090 [(set v4i32:$XT, (vnot (xor v4i32:$XA, v4i32:$XB)))]>; 1094 [(set v4i32:$XT, (vnot (and v4i32:$XA, v4i32:$XB)))]>; 1107 [(set v4i32:$XT, (or v4i32:$XA, (vnot v4i32:$XB)))]>; 2501 def : Pat<(v4i32 (vnot v4i32:$A)), 2503 def : Pat<(v4i32 (or (and (vnot v4i32:$C), v4i32:$A),
|
| /src/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchLSXInstrInfo.td | 1445 def : Pat<(vnot (or (vt LSX128:$vj), (vt LSX128:$vk))), 1481 def : Pat<(and v16i8:$vj, (vnot (shl vsplat_imm_eq_1, v16i8:$vk))), 1483 def : Pat<(and v8i16:$vj, (vnot (shl vsplat_imm_eq_1, v8i16:$vk))), 1485 def : Pat<(and v4i32:$vj, (vnot (shl vsplat_imm_eq_1, v4i32:$vk))), 1487 def : Pat<(and v2i64:$vj, (vnot (shl vsplat_imm_eq_1, v2i64:$vk))), 1489 def : Pat<(and v16i8:$vj, (vnot (shl vsplat_imm_eq_1, 1492 def : Pat<(and v8i16:$vj, (vnot (shl vsplat_imm_eq_1, 1495 def : Pat<(and v4i32:$vj, (vnot (shl vsplat_imm_eq_1, 1498 def : Pat<(and v2i64:$vj, (vnot (shl vsplat_imm_eq_1,
|
| H A D | LoongArchLASXInstrInfo.td | 1323 def : Pat<(vnot (or (vt LASX256:$xj), (vt LASX256:$xk))), 1359 def : Pat<(and v32i8:$xj, (vnot (shl vsplat_imm_eq_1, v32i8:$xk))), 1361 def : Pat<(and v16i16:$xj, (vnot (shl vsplat_imm_eq_1, v16i16:$xk))), 1363 def : Pat<(and v8i32:$xj, (vnot (shl vsplat_imm_eq_1, v8i32:$xk))), 1365 def : Pat<(and v4i64:$xj, (vnot (shl vsplat_imm_eq_1, v4i64:$xk))), 1367 def : Pat<(and v32i8:$xj, (vnot (shl vsplat_imm_eq_1, 1370 def : Pat<(and v16i16:$xj, (vnot (shl vsplat_imm_eq_1, 1373 def : Pat<(and v8i32:$xj, (vnot (shl vsplat_imm_eq_1, 1376 def : Pat<(and v4i64:$xj, (vnot (shl vsplat_imm_eq_1,
|
| /src/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrSIMD.td | 849 def : Pat<(vnot (vec.vt V128:$v)), (NOT $v)>; 857 def andnot : PatFrag<(ops node:$left, node:$right), (and $left, (vnot $right))>; 873 (and (vnot V128:$c), (vec.vt V128:$v2)))), 886 (vnot (vec.vt V128:$c))),
|
| /src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonPatternsHVX.td | 790 def: Pat<(vnot HQ8:$Qs), (V6_pred_not HvxQR:$Qs)>; 791 def: Pat<(vnot HQ16:$Qs), (V6_pred_not HvxQR:$Qs)>; 792 def: Pat<(vnot HQ32:$Qs), (V6_pred_not HvxQR:$Qs)>;
|
| H A D | HexagonDepInstrInfo.td | 36962 "$Vd32 = vnot($Vu32)",
|
| /src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrFragmentsSIMD.td | 1262 // These nodes use 'vnot' instead of 'not' to support vectors. 1263 def vandn : PatFrag<(ops node:$i0, node:$i1), (and (vnot node:$i0), node:$i1)>; 1264 def vxnor : PatFrag<(ops node:$i0, node:$i1), (vnot (xor node:$i0, node:$i1))>;
|
| H A D | X86InstrAVX512.td | 2805 defm KNOT : avx512_mask_unop_all<0x44, "knot", vnot, SchedWriteVecLogic.XMM>; 2809 def : Pat<(vnot VK8:$src), 2812 def : Pat<(vnot VK4:$src), 2814 def : Pat<(vnot VK2:$src), 2816 def : Pat<(vnot VK1:$src), 3475 def : Pat<(v8i64 (vselect (v8i1 (vnot VK8:$mask)), 3479 def : Pat<(v16i32 (vselect (v16i1 (vnot VK16:$mask)), 11884 // Patterns to implement vnot using vpternlog instead of creating all ones 11891 def : Pat<(v64i8 (vnot VR512:$src)), 11893 def : Pat<(v32i16 (vnot VR512:$src)), [all …]
|
| /src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsMSAInstrInfo.td | 351 (and node:$ws, (vnot (shl (vsplat_imm_eq_1), node:$wt)))>; 353 (and node:$ws, (vnot (shl (vsplat_imm_eq_1), node:$wt)))>; 355 (and node:$ws, (vnot (shl (vsplat_imm_eq_1), node:$wt)))>; 357 (and node:$ws, (vnot (shl (v2i64 (vsplat_imm_eq_1)), 3858 def : MSAPat<(and v16i8:$ws, (vnot (shl (vsplat_imm_eq_1), 3861 def : MSAPat<(and v8i16:$ws, (vnot (shl (vsplat_imm_eq_1), 3864 def : MSAPat<(and v4i32:$ws, (vnot (shl (vsplat_imm_eq_1), 3867 def : MSAPat<(and v2i64:$ws, (vnot (shl (v2i64 (vsplat_imm_eq_1)),
|
| /src/crypto/openssl/crypto/perlasm/ |
| H A D | s390x.pm | 1309 sub vnot { subroutine
|
| /src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.td | 799 (vnot (AArch64cmeqz (and node:$LHS, node:$RHS)))>; 1485 : Pat<(xor (VecTy V128:$Vn), (and (VecTy V128:$Vm), (vnot (VecTy V128:$Va)))), 5339 defm NOT : SIMDTwoVectorB<1, 0b00, 0b00101, "not", vnot>; 5348 def : Pat<(vnot (v4i16 V64:$Rn)), (NOTv8i8 V64:$Rn)>; 5349 def : Pat<(vnot (v8i16 V128:$Rn)), (NOTv16i8 V128:$Rn)>; 5350 def : Pat<(vnot (v2i32 V64:$Rn)), (NOTv8i8 V64:$Rn)>; 5351 def : Pat<(vnot (v4i32 V128:$Rn)), (NOTv16i8 V128:$Rn)>; 5352 def : Pat<(vnot (v1i64 V64:$Rn)), (NOTv8i8 V64:$Rn)>; 5353 def : Pat<(vnot (v2i64 V128:$Rn)), (NOTv16i8 V128:$Rn)>; 5505 def : Pat<(vnot (AArch64cmeqz VT:$Rn)), (!cast<Instruction>("CMTST"#VT) VT:$Rn, VT:$Rn)>; [all …]
|
| H A D | AArch64SVEInstrInfo.td | 463 (xor node:$op1, (and node:$op2, (vnot node:$op3)))]>; 518 (vnot (AArch64bsp node:$Op3, node:$Op1, node:$Op2))]>;
|
| /src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoV.td | 1160 def : InstAlias<"vnot.v $vd, $vs$vm", 1162 def : InstAlias<"vnot.v $vd, $vs",
|
| /src/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 1079 def vnot : PatFrag<(ops node:$in), (xor node:$in, immAllOnesV)>;
|
| /src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrVector.td | 713 def : InstAlias<"vnot\t$V1, $V2", (VNO VR128:$V1, VR128:$V2, VR128:$V2), 0>;
|
| /src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SOPInstructions.td | 1948 SDPatternOperator notnode = !if(vt.isVector, vnot, not)> : GCNPat<
|