Home
last modified time | relevance | path

Searched refs:swr (Results 1 – 16 of 16) sorted by relevance

/src/sys/dev/qlnx/qlnxr/
H A Dqlnxr_cm.c483 const struct ib_send_wr *swr, in qlnxr_gsi_build_header() argument
488 struct ib_ah_attr *ah_attr = &get_qlnxr_ah((ud_wr(swr)->ah))->attr; in qlnxr_gsi_build_header()
502 for (i = 0; i < swr->num_sge; ++i) in qlnxr_gsi_build_header()
503 send_size += swr->sg_list[i].length; in qlnxr_gsi_build_header()
544 qp, swr->opcode, swr->wr_id, *roce_mode, grh->hop_limit, in qlnxr_gsi_build_header()
545 0, has_vlan, get_qlnxr_ah((ud_wr(swr)->ah))); in qlnxr_gsi_build_header()
586 udh->bth.solicited_event = !!(swr->send_flags & IB_SEND_SOLICITED); in qlnxr_gsi_build_header()
589 udh->bth.destination_qpn = OSAL_CPU_TO_BE32(ud_wr(swr)->remote_qpn); in qlnxr_gsi_build_header()
605 struct qlnxr_qp *qp, const struct ib_send_wr *swr, in qlnxr_gsi_build_packet() argument
618 rc = qlnxr_gsi_build_header(dev, qp, swr, &udh, &roce_mode); in qlnxr_gsi_build_packet()
[all …]
/src/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrHFP.td164 def SWR : BinaryRR<"swr", 0x2F, null_frag, FP64, FP64>;
/src/sys/dev/bnxt/bnxt_re/
H A Dib_verbs.c4410 struct ib_send_wr *swr; in bnxt_re_process_raw_qp_packet_receive() local
4419 swr = &udwr.wr; in bnxt_re_process_raw_qp_packet_receive()
4497 swr->num_sge = 2; in bnxt_re_process_raw_qp_packet_receive()
4498 swr->sg_list = s_sge; in bnxt_re_process_raw_qp_packet_receive()
4499 swr->wr_id = tbl_idx; in bnxt_re_process_raw_qp_packet_receive()
4500 swr->opcode = IB_WR_SEND; in bnxt_re_process_raw_qp_packet_receive()
4501 swr->next = NULL; in bnxt_re_process_raw_qp_packet_receive()
4508 rc = bnxt_re_post_send_shadow_qp(rdev, gsi_sqp, swr); in bnxt_re_process_raw_qp_packet_receive()
/src/contrib/ofed/libbnxtre/
H A Dverbs.c1791 static inline int bnxt_re_calc_inline_len(struct ibv_send_wr *swr) in bnxt_re_calc_inline_len() argument
1796 for (indx = 0; indx < swr->num_sge; indx++) in bnxt_re_calc_inline_len()
1797 illen += swr->sg_list[indx].length; in bnxt_re_calc_inline_len()
/src/sys/ofed/drivers/infiniband/core/
H A Dib_verbs.c2150 struct ib_rdma_wr swr = { in __ib_drain_sq() local
2173 ret = ib_post_send(qp, &swr.wr, &bad_swr); in __ib_drain_sq()
/src/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm8750.dtsi2479 tx_swr_active: tx-swr-active-state {
2497 rx_swr_active: rx-swr-active-state {
2547 wsa_swr_active: wsa-swr-active-state {
2565 wsa2_swr_active: wsa2-swr-active-state {
H A Dsm8250.dtsi2801 wsa_swr_active: wsa-swr-active-state {
2819 wsa_swr_sleep: wsa-swr-sleep-state {
2866 rx_swr_active: rx-swr-active-state {
2884 tx_swr_active: tx-swr-active-state {
2902 tx_swr_sleep: tx-swr-sleep-state {
H A Dsm8450.dtsi4298 tx_swr_active: tx-swr-active-state {
4316 rx_swr_active: rx-swr-active-state {
4364 wsa_swr_active: wsa-swr-active-state {
4382 wsa2_swr_active: wsa2-swr-active-state {
H A Dsc8280xp.dtsi2833 tx_swr_default: tx-swr-default-state {
2851 rx_swr_default: rx-swr-default-state {
2937 wsa_swr_default: wsa-swr-default-state {
2955 wsa2_swr_default: wsa2-swr-default-state {
H A Dsm8550.dtsi3042 tx_swr_active: tx-swr-active-state {
3060 rx_swr_active: rx-swr-active-state {
3110 wsa_swr_active: wsa-swr-active-state {
3128 wsa2_swr_active: wsa2-swr-active-state {
H A Dsm8650.dtsi4768 tx_swr_active: tx-swr-active-state {
4786 rx_swr_active: rx-swr-active-state {
4836 wsa_swr_active: wsa-swr-active-state {
4854 wsa2_swr_active: wsa2-swr-active-state {
H A Dsc7280.dtsi2831 lpass_rx_swr_clk: rx-swr-clk-state {
2836 lpass_rx_swr_data: rx-swr-data-state {
2841 lpass_tx_swr_clk: tx-swr-clk-state {
2846 lpass_tx_swr_data: tx-swr-data-state {
H A Dx1e80100.dtsi4370 tx_swr_active: tx-swr-active-state {
4388 rx_swr_active: rx-swr-active-state {
4438 wsa_swr_active: wsa-swr-active-state {
4456 wsa2_swr_active: wsa2-swr-active-state {
/src/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMicroMipsInstrInfo.td875 def SWR_MM : MMRel, StoreLeftRightMM<"swr", MipsSWR, GPR32Opnd, mem_mm_12,
H A DMips64InstrInfo.td233 def SWR64 : StoreLeftRight<"swr", MipsSWR, GPR64Opnd, II_SWR>, LW_FM<0x2e>,
H A DMipsInstrInfo.td2133 def SWR : MMRel, StoreLeftRight<"swr", MipsSWR, GPR32Opnd, II_SWR>, LW_FM<0x2e>,