Home
last modified time | relevance | path

Searched refs:models (Results 1 – 25 of 82) sorted by relevance

1234

/src/sys/dev/sound/pci/hda/
H A Dpin_patch_realtek.h187 .models = (struct pin_machine_model_t[]){
198 .models = (struct pin_machine_model_t[]){
213 .models = (struct pin_machine_model_t[]){
223 .models = (struct pin_machine_model_t[]){
244 .models = (struct pin_machine_model_t[]){
253 .models = (struct pin_machine_model_t[]){
262 .models = (struct pin_machine_model_t[]){
271 .models = (struct pin_machine_model_t[]){
295 .models = (struct pin_machine_model_t[]){
306 .models = (struct pin_machine_model_t[]){
[all …]
H A Dpin_patch.h109 struct pin_machine_model_t *models; /* list of machine models */ member
H A Dhdaa_patches.c162 for (struct model_pin_patch_t *pp = p->patches; pp->models; pp++) { in match_pin_patches()
163 for (struct pin_machine_model_t *model = pp->models; model->id != 0; model++) { in match_pin_patches()
/src/sys/tools/
H A Dmiidevs2h.awk118 models[nmodels, 1] = $2; # oui name
119 models[nmodels, 2] = $3; # model id
120 models[nmodels, 3] = $4; # id
122 printf("#define\tMII_MODEL_%s_%s\t%s\n", models[nmodels, 1],
123 models[nmodels, 2], models[nmodels, 3]) > hfile
125 models[nmodels, 4] = collectline(5, line)
128 models[nmodels, 1], models[nmodels, 2],
129 models[nmodels, 4]) > hfile
/src/sys/contrib/device-tree/Bindings/net/
H A Dicplus-ip101ag.txt3 There are different models of the IP101G Ethernet PHY:
8 There are different models of the IP101A Ethernet PHY (which is the
/src/contrib/file/magic/Magdir/
H A Dgames443 ## GTA 3D models and textures - RenderWare binary streams
447 >0 ulelong 0x00000010 3D models (DFF)
450 >0 ulelong 0x00000010 3D models (DFF)
453 >0 ulelong 0x00000010 3D models (DFF)
456 >0 ulelong 0x00000010 3D models (DFF)
459 >0 ulelong 0x00000010 3D models (DFF)
462 >0 ulelong 0x00000010 3D models (DFF)
465 >0 ulelong 0x00000010 3D models (DFF)
468 >0 ulelong 0x00000010 3D models (DFF)
471 >0 ulelong 0x00000010 3D models (DFF)
[all …]
H A Davm10 # Note: only tested with models 4040 and 6490 Cable (lgi)
H A Dvacuum-cleaner6 # navigation map for LG robot vacuum cleaner models VR62xx, VR64xx, VR63xx
/src/crypto/openssl/doc/man7/
H A Dopenssl-quic-concurrency.pod15 circumstances. This man page discusses the available concurrency models and how
50 The OpenSSL QUIC implementation supports multiple concurrency models to support
53 The available concurrency models are as follows:
74 The merits of these models are as follows:
102 An advantage of this model relative to the more sophisticated concurrency models
123 Additional concurrency models may be offered in future releases of OpenSSL.
127 All of the supported concurrency models are capable of supporting blocking I/O
292 concurrency models.
/src/sys/contrib/device-tree/Bindings/net/dsa/
H A Dmarvell.txt18 - "marvell,mv88e6085" : Switch has base address 0x10. Use with models:
22 - "marvell,mv88e6190" : Switch has base address 0x00. Use with models:
/src/sys/contrib/device-tree/Bindings/iio/magnetometer/
H A Dhmc5843.txt6 Other models which are supported with driver are:
/src/sys/contrib/device-tree/Bindings/mfd/
H A Dtc3589x.txt5 e.g. LEDs or vibrators) The included models are:
27 (other models) GPIO lines.
/src/sys/contrib/device-tree/Bindings/hwmon/
H A Dnsa320-mcu.txt2 the Zyxel NSA 320 and several subsequent models.
/src/sys/contrib/device-tree/Bindings/sound/
H A Dmax98357a.txt3 This node models the Maxim MAX98357A/MAX98360A DAC.
H A Dqcom,apq8016-sbc.txt3 This node models the Qualcomm Technologies APQ8016 SBC ASoC machine driver
H A Dqcom,lpass-cpu.txt3 This node models the Qualcomm Technologies Low-Power Audio SubSystem (LPASS).
/src/crypto/openssl/doc/designs/
H A Dthread-api.md16 the thread pool functionality, known as the “default model”. More models
95 nonetheless provided for symmetry when additional models are introduced in the
/src/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZ.td22 // SystemZ subtarget scheduling models
/src/crypto/openssl/
H A DNOTES-NONSTOP.md39 uses for Linux-like threading models. KLT continues to use the pthread library
98 between different models:
102 The PUT model is placed in `${prefix}/lib-put` for 32-bit models and
103 `${prefix}/lib64-put` for 64-bit models.
/src/usr.sbin/bsdconfig/mouse/include/
H A Dmessages.subr51 msg_logitech_desc="Logitech protocol (old models) (serial)"
63 msg_mouseman_desc="Logitech MouseMan/TrackMan models (serial)"
/src/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetInstrPredicate.td11 // MCInstPredicate definitions are used by target scheduling models to describe
33 // MCInstPredicate definitions are typically used by scheduling models to
325 // Instances of this class can be used by processor scheduling models to
342 // Used by processor models to describe dependency breaking instructions.
396 // Convenience classes and definitions used by processor scheduling models to
/src/lib/libpmc/pmu-events/
H A DREADME102 The mapfile enables multiple CPU models to share a single set of PMU events.
151 i.e the three CPU models use the JSON files (i.e PMU events) listed
/src/crypto/openssl/doc/designs/quic-design/
H A Dquic-concurrency.md35 models is introduced. A concurrency model defines how “cleverly” the QUIC engine
98 These concurrency models are summarised as follows:
134 regard. The feasibility of having the UCM and CCM models support RX steering
157 concurrency models.
164 ![Concurrency Models Diagram](images/quic-concurrency-models.svg)
/src/usr.sbin/bsnmpd/bsnmpd/
H A Dsnmpd.config45 # Security models
51 # Message Processing models
/src/contrib/llvm-project/lld/docs/ELF/
H A Dlarge_sections.rst23 Some code models offer a tradeoff between relocation pressure and performance.

1234