Home
last modified time | relevance | path

Searched refs:isConstOrConstSplat (Results 1 – 10 of 10) sorted by relevance

/src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp2608 ConstantSDNode *ShAmtC = isConstOrConstSplat(ShAmt); in foldAddSubOfSignBit()
3270 ConstantSDNode *Const = isConstOrConstSplat(V.getOperand(1), false); in extractBooleanFlip()
3841 ConstantSDNode *ShiftAmt = isConstOrConstSplat(N1.getOperand(1)); in visitSUB()
4072 ConstantSDNode *ShAmtC = isConstOrConstSplat(ShAmt); in visitSUB()
4083 ConstantSDNode *ShlC = isConstOrConstSplat(N1.getOperand(1)); in visitSUB()
4108 if (ConstantSDNode *C0 = isConstOrConstSplat(N0)) { in visitSUB()
4495 ConstantSDNode *NC1 = isConstOrConstSplat(N1); in visitMUL()
4667 ConstantSDNode *N1C = isConstOrConstSplat(N1); in simplifyDivRem()
4684 ConstantSDNode *N0C = isConstOrConstSplat(N0); in simplifyDivRem()
4722 ConstantSDNode *N1C = isConstOrConstSplat(N1); in visitSDIV()
[all …]
H A DTargetLowering.cpp962 ConstantSDNode *N1C = isConstOrConstSplat(Op.getOperand(1), DemandedElts); in combineShiftToAVG()
981 if ((ConstOp = isConstOrConstSplat(Op2, DemandedElts)) && in combineShiftToAVG()
988 if ((ConstOp = isConstOrConstSplat(Op3, DemandedElts)) && in combineShiftToAVG()
1396 if (ConstantSDNode *RHSC = isConstOrConstSplat(Op1, DemandedElts)) { in SimplifyDemandedBits()
1592 ConstantSDNode *C = isConstOrConstSplat(Op1, DemandedElts); in SimplifyDemandedBits()
1617 isConstOrConstSplat(Op0.getOperand(1), DemandedElts)) { in SimplifyDemandedBits()
2138 if (ConstantSDNode *SA = isConstOrConstSplat(Op2, DemandedElts)) { in SimplifyDemandedBits()
2203 if (ConstantSDNode *SA = isConstOrConstSplat(Op1, DemandedElts)) { in SimplifyDemandedBits()
2787 ConstantSDNode *C = isConstOrConstSplat(Op.getOperand(1), DemandedElts); in SimplifyDemandedBits()
2861 ConstantSDNode *C = isConstOrConstSplat(Op1); in SimplifyDemandedBits()
[all …]
H A DSelectionDAG.cpp3619 if (ConstantSDNode *C = isConstOrConstSplat(Op.getOperand(2), DemandedElts)) { in computeKnownBits()
4091 if ((CstLow = isConstOrConstSplat(Op.getOperand(1), DemandedElts))) in computeKnownBits()
4094 isConstOrConstSplat(Op.getOperand(0).getOperand(1), DemandedElts); in computeKnownBits()
4362 auto *C = isConstOrConstSplat(Val.getOperand(0)); in isKnownToBeAPowerOfTwo()
4372 auto *C = isConstOrConstSplat(Val.getOperand(0)); in isKnownToBeAPowerOfTwo()
4680 if ((CstLow = isConstOrConstSplat(Op.getOperand(1), DemandedElts))) in ComputeNumSignBits()
4683 isConstOrConstSplat(Op.getOperand(0).getOperand(1), DemandedElts); in ComputeNumSignBits()
4748 isConstOrConstSplat(Op.getOperand(1), DemandedElts)) { in ComputeNumSignBits()
4769 isConstOrConstSplat(Op.getOperand(1), DemandedElts)) in ComputeNumSignBits()
4794 isConstOrConstSplat(Op.getOperand(0), DemandedElts)) in ComputeNumSignBits()
[all …]
/src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAGNodes.h1804 ConstantSDNode *isConstOrConstSplat(SDValue N, bool AllowUndefs = false,
1809 ConstantSDNode *isConstOrConstSplat(SDValue N, const APInt &DemandedElts,
/src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp13329 Clamp = isConstOrConstSplat(N->getOperand(1)); in PerformVQDMULHCombine()
13339 Clamp = isConstOrConstSplat(N->getOperand(2)); in PerformVQDMULHCombine()
13367 ConstantSDNode *N1 = isConstOrConstSplat(Shft.getOperand(1)); in PerformVQDMULHCombine()
13453 isConstOrConstSplat(XOR->getOperand(1), /*AllowUndefs*/ false, in PerformVSELECTCombine()
/src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp4168 if (auto K = isConstOrConstSplat(Src.getOperand(1))) { in performTruncateCombine()
H A DSIISelLowering.cpp6812 if (ConstantSDNode *RHSC = isConstOrConstSplat(RHS)) { in lowerXMULO()
/src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp17788 if (ConstantSDNode *Mask = isConstOrConstSplat(N1->getOperand(1))) in stripModuloOnShift()
18035 ConstantSDNode *ConstOpOrElement = isConstOrConstSplat(N->getOperand(1)); in combineMUL()
/src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp23465 ConstantSDNode *C1 = isConstOrConstSplat(Op1); in LowerVSETCC()
28162 ConstantSDNode *C = isConstOrConstSplat(Y, true); in LowerADDSAT_SUBSAT()
46365 auto *C = isConstOrConstSplat(And.getOperand(1)); in combineSelect()
47895 ConstantSDNode *CNode = isConstOrConstSplat( in combineMul()
49912 ConstantSDNode *N1C = isConstOrConstSplat(N1, /*AllowUndefs*/ true, in combineAnd()
49915 isConstOrConstSplat(N0.getOperand(1), /*AllowUndefs*/ true, in combineAnd()
50930 isConstOrConstSplat(Shift.getOperand(1), /*AllowUndefs*/ true); in foldVectorXorShiftIntoCmp()
/src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp13635 ConstantSDNode *CondRHSC = isConstOrConstSplat(CondRHS); in combineTruncSelectToSMaxUSat()
13647 ConstantSDNode *FalseRHSC = isConstOrConstSplat(False.getOperand(1)); in combineTruncSelectToSMaxUSat()