Home
last modified time | relevance | path

Searched refs:getOppositeCondition (Results 1 – 12 of 12) sorted by relevance

/src/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.cpp124 static LPCC::CondCode getOppositeCondition(LPCC::CondCode CC) { in getOppositeCondition() function
377 LPCC::CondCode NewCC = getOppositeCondition(CC); in optimizeCompareInstr()
523 NewMI.addImm(getOppositeCondition(LPCC::CondCode(CondCode))); in optimizeSelect()
650 Condition[0].setImm(getOppositeCondition(BranchCond)); in reverseBranchCondition()
/src/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRInstrInfo.cpp241 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getOppositeCondition() function in llvm::AVRInstrInfo
350 BranchCode = getOppositeCondition(BranchCode); in analyzeBranch()
474 Cond[0].setImm(getOppositeCondition(CC)); in reverseBranchCondition()
H A DAVRInstrInfo.h73 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
/src/contrib/llvm-project/llvm/lib/Target/ARM/Utils/
H A DARMBaseInfo.h48 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition() function
/src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumb2ITBlockPass.cpp225 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
H A DMVETPAndVPTOptimisationsPass.cpp594 ExpectedCode = ARMCC::getOppositeCondition(ExpectedCode); in IsVPNOTEquivalent()
H A DARMConstantIslandPass.cpp1761 CC = ARMCC::getOppositeCondition(CC); in fixupConditionalBr()
H A DARMBaseInstrInfo.cpp555 Cond[0].setImm(ARMCC::getOppositeCondition(CC)); in reverseBranchCondition()
2275 .setImm(ARMCC::getOppositeCondition(CC)); in commuteInstructionImpl()
2378 NewMI.addImm(ARMCC::getOppositeCondition(ARMCC::CondCodes(CondCode))); in optimizeSelect()
H A DARMISelLowering.cpp5737 CondCode = ARMCC::getOppositeCondition(CondCode); in LowerBRCOND()
5790 CondCode = ARMCC::getOppositeCondition(CondCode); in LowerBR_CC()
12336 .addImm(ARMCC::getOppositeCondition(ARMCC::MI)).addReg(ARM::CPSR); in EmitInstrWithCustomInserter()
14675 ARMCC::CondCodes CC = ARMCC::getOppositeCondition(getVCMPCondCode(N)); in CanInvertMVEVCMP()
14832 ARMCC::CondCodes CC = ARMCC::getOppositeCondition(getVCMPCondCode(N0)); in PerformXORCombine()
15011 CC = ARMCC::getOppositeCondition( in IsCMPZCSINC()
15046 DAG.getConstant(ARMCC::getOppositeCondition(Cond), SDLoc(N), MVT::i32), C); in PerformCSETCombine()
18453 Cond = ARMCC::getOppositeCondition(Cond); in PerformCMOVCombine()
H A DARMInstrFormats.td204 return CurDAG->getTargetConstant(ARMCC::getOppositeCondition(CC), SDLoc(N),
/src/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMInstPrinter.cpp1037 O << ARMCondCodeToString(ARMCC::getOppositeCondition(CC)); in printMandatoryInvertedPredicateOperand()
/src/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp357 return MaskBit ? ARMCC::getOppositeCondition(ITState.Cond) : ITState.Cond; in currentITCond()
364 ITState.Cond = ARMCC::getOppositeCondition(ITState.Cond); in invertCurrentITCondition()
381 Cond == ARMCC::getOppositeCondition(ITState.Cond)); in extendImplicitITBlock()
2591 Inst.addOperand(MCOperand::createImm(unsigned(ARMCC::getOppositeCondition(getCondCode())))); in addITCondCodeInvOperands()
11291 } else if (InstCond == ARMCC::getOppositeCondition(ITCond)) { in MatchInstruction()