| /src/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRAsmPrinter.cpp | 123 const unsigned NumOpRegs = OpFlags.getNumOperandRegisters(); in PrintAsmOperand()
181 const unsigned NumOpRegs = OpFlags.getNumOperandRegisters(); in PrintAsmMemoryOperand()
|
| /src/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | AsmPrinterInlineAsm.cpp | 283 OpNo += F.getNumOperandRegisters() + 1; in EmitInlineAsmStr()
390 I += F.getNumOperandRegisters(); in emitInlineAsm()
|
| /src/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiAsmPrinter.cpp | 127 const unsigned NumVals = Flags.getNumOperandRegisters(); in PrintAsmOperand()
|
| /src/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | InlineAsm.h | 357 unsigned getNumOperandRegisters() const { in getNumOperandRegisters() function
|
| /src/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelDAGToDAG.cpp | 210 const unsigned NumRegs = Flag.getNumOperandRegisters(); in tryInlineAsm()
|
| /src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVMergeBaseOffset.cpp | 429 NumOps = Flags.getNumOperandRegisters(); in foldIntoMemoryOps()
|
| /src/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelDAGToDAG.cpp | 165 const unsigned NumRegs = Flag.getNumOperandRegisters(); in selectInlineAsm()
|
| /src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InlineAsmLowering.cpp | 179 return F.getNumOperandRegisters(); in getNumOpRegs()
|
| /src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGFast.cpp | 497 unsigned NumVals = F.getNumOperandRegisters(); in DelayForLiveRegsBottomUp()
|
| H A D | SelectionDAGISel.cpp | 2247 Ops.begin() + i + Flags.getNumOperandRegisters() + 1); in SelectInlineAsmMemoryOperands()
2248 i += Flags.getNumOperandRegisters() + 1; in SelectInlineAsmMemoryOperands()
2250 assert(Flags.getNumOperandRegisters() == 1 && in SelectInlineAsmMemoryOperands()
2259 CurOp += Flags.getNumOperandRegisters() + 1; in SelectInlineAsmMemoryOperands()
|
| H A D | InstrEmitter.cpp | 1352 const unsigned NumVals = F.getNumOperandRegisters(); in EmitSpecialNode()
|
| H A D | ScheduleDAGRRList.cpp | 1374 unsigned NumVals = F.getNumOperandRegisters(); in DelayForLiveRegsBottomUp()
|
| H A D | SelectionDAGBuilder.cpp | 9719 CurOp += F.getNumOperandRegisters() + 1; in findMatchingInlineAsmOperand()
10041 for (unsigned i = 0, e = Flag.getNumOperandRegisters(); i != e; ++i) in visitInlineAsm()
10056 assert(Flag.getNumOperandRegisters() == 1 && in visitInlineAsm()
|
| /src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineInstr.cpp | 892 NumOps = 1 + F.getNumOperandRegisters(); in findInlineAsmFlagIdx()
1242 NumOps = 1 + F.getNumOperandRegisters(); in findTiedOperandIdx()
1862 AsmDescOp += 1 + F.getNumOperandRegisters(); in print()
|
| H A D | MachineVerifier.cpp | 930 NumOps = 1 + F.getNumOperandRegisters(); in verifyInlineAsm()
|
| /src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsAsmPrinter.cpp | 532 const unsigned NumVals = Flags.getNumOperandRegisters(); in PrintAsmOperand()
|
| /src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMAsmPrinter.cpp | 374 OpNum += F.getNumOperandRegisters() + 1; in PrintAsmOperand()
383 const unsigned NumVals = F.getNumOperandRegisters(); in PrintAsmOperand()
|
| H A D | ARMISelDAGToDAG.cpp | 5747 const unsigned NumRegs = Flag.getNumOperandRegisters(); in tryInlineAsm()
|
| /src/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVPreLegalizer.cpp | 680 AsmDescOp += 1 + F.getNumOperandRegisters(); in insertInlineAsmProcess()
|
| /src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FloatingPoint.cpp | 1603 NumOps = F.getNumOperandRegisters(); in handleSpecialFP()
|
| /src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 680 unsigned NumVals = Flags.getNumOperandRegisters(); in LowerINLINEASM()
|
| /src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 3942 unsigned NumVals = Flags.getNumOperandRegisters(); in LowerINLINEASM()
|