Home
last modified time | relevance | path

Searched refs:func_caps (Results 1 – 21 of 21) sorted by relevance

/src/sys/dev/ixl/
H A Dixl_pf_i2c.c48 I40E_GLGEN_I2CPARAMS(_hw->func_caps.mdio_port_num)
622 wr32(hw, I40E_GLGEN_I2CCMD(hw->func_caps.mdio_port_num), reg); in ixl_read_i2c_byte_reg()
624 status = ixl_wait_for_i2c_completion(hw, hw->func_caps.mdio_port_num); in ixl_read_i2c_byte_reg()
627 reg = rd32(hw, I40E_GLGEN_I2CCMD(hw->func_caps.mdio_port_num)); in ixl_read_i2c_byte_reg()
652 reg = rd32(hw, I40E_GLGEN_I2CCMD(hw->func_caps.mdio_port_num)); in ixl_write_i2c_byte_reg()
664 wr32(hw, I40E_GLGEN_I2CCMD(hw->func_caps.mdio_port_num), reg); in ixl_write_i2c_byte_reg()
666 status = ixl_wait_for_i2c_completion(hw, hw->func_caps.mdio_port_num); in ixl_write_i2c_byte_reg()
H A Dixl_pf_iov.c107 max(1, min(hw->func_caps.num_msix_vectors_vf - 1, IAVF_MAX_QUEUES))); in ixl_initialize_sriov()
138 vsi_ctx.vf_num = hw->func_caps.vf_base_id + vf->vf_num; in ixl_vf_alloc_vsi()
332 for (i = 1; i < hw->func_caps.num_msix_vectors_vf; i++) { in ixl_vf_release_resources()
340 for (i = 1; i < hw->func_caps.num_msix_vectors_vf; i++) { in ixl_vf_release_resources()
358 global_vf_num = hw->func_caps.vf_base_id + vf->vf_num; in ixl_flush_pcie()
455 global_vf_id = hw->func_caps.vf_base_id + vf->vf_num; in ixl_send_vf_msg()
543 reply.max_vectors = pf->hw.func_caps.num_msix_vectors_vf; in ixl_vf_get_resources_msg()
567 global_vf_num = hw->func_caps.vf_base_id + vf->vf_num; in ixl_vf_config_tx_queue()
820 if ((vector->vector_id >= hw->func_caps.num_msix_vectors_vf) || in ixl_vf_config_irq_msg()
1421 vf_num = le16toh(event->desc.retval) - pf->hw.func_caps.vf_base_id; in ixl_handle_vf_msg()
[all …]
H A Dixl_pf.h57 (((hw)->func_caps.num_msix_vectors_vf - 1) * (vf_num)))
61 (((hw)->func_caps.num_msix_vectors_vf - 1) * (vf_num)))
H A Dixl_iw.c380 iwarp_cap_on_pfs += pf_entry->pf->hw.func_caps.iwarp; in ixl_iw_register()
448 iwarp_cap_on_pfs += pf_entry->pf->hw.func_caps.iwarp; in ixl_iw_unregister()
H A Dixl_pf_iflib.c573 u16 max_rxmax = rxr->mbuf_sz * hw->func_caps.rx_buf_chain_len; in ixl_initialize_vsi()
841 lut_entry_width = pf->hw.func_caps.rss_table_entry_width; in ixl_set_rss_hlut()
845 for (i = 0; i < pf->hw.func_caps.rss_table_size; i++) { in ixl_set_rss_hlut()
867 for (i = 0; i < pf->hw.func_caps.rss_table_size >> 2; i++) in ixl_set_rss_hlut()
H A Dixl_pf_main.c320 status = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp, in ixl_setup_hmc()
321 hw->func_caps.num_rx_qp, 0, 0); in ixl_setup_hmc()
389 hw->func_caps.iwarp = 0; in ixl_get_hw_capabilities()
461 hw->pf_id, hw->func_caps.num_vfs, hw->func_caps.num_msix_vectors, in ixl_get_hw_capabilities()
462 hw->func_caps.num_msix_vectors_vf, hw->func_caps.num_tx_qp, in ixl_get_hw_capabilities()
463 (hw->func_caps.mdio_port_mode == 2) ? "I2C" : in ixl_get_hw_capabilities()
464 (hw->func_caps.mdio_port_mode == 1 && pf->has_i2c) ? "MDIO & I2C" : in ixl_get_hw_capabilities()
465 (hw->func_caps.mdio_port_mode == 1) ? "MDIO dedicated" : in ixl_get_hw_capabilities()
3100 num_ports = bitcount32(hw->func_caps.valid_functions); in ixl_get_bus_info()
4172 for (int i = 0; i < hw->func_caps.rss_table_size >> 2; i++) { in ixl_sysctl_hlut()
[all …]
H A Dif_ixl.c436 scctx->isc_rss_table_size = pf->hw.func_caps.rss_table_size; in ixl_setup_ssctx()
742 error = ixl_pf_qmgr_init(&pf->qmgr, hw->func_caps.num_tx_qp); in ixl_if_attach_post()
819 if (hw->func_caps.iwarp && ixl_enable_iwarp) { in ixl_if_attach_post()
H A Di40e_common.c1157 u32 abs_queue_idx = hw->func_caps.base_queue + queue; in i40e_pre_tx_queue_cfg()
1526 !hw->func_caps.led[idx]) in i40e_led_is_mine()
3816 p = (struct i40e_hw_capabilities *)&hw->func_caps; in i40e_parse_discover_capabilities()
6436 u8 port_num = (u8)hw->func_caps.mdio_port_num; in i40e_read_phy_register_clause22()
6481 u8 port_num = (u8)hw->func_caps.mdio_port_num; in i40e_write_phy_register_clause22()
6524 u8 port_num = (u8)hw->func_caps.mdio_port_num; in i40e_read_phy_register_clause45()
6598 u8 port_num = (u8)hw->func_caps.mdio_port_num; in i40e_write_phy_register_clause45()
6736 u8 port_num = (u8)hw->func_caps.mdio_port_num; in i40e_get_phy_address()
H A Di40e_type.h707 struct i40e_hw_capabilities func_caps; member
H A Di40e_dcb.c911 if (!hw->func_caps.dcb) in i40e_init_dcb()
/src/sys/dev/ice/
H A Dif_ice_iflib.c416 scctx->isc_ntxqsets = hw->func_caps.common_cap.rss_table_size; in ice_setup_scctx()
418 scctx->isc_nrxqsets = hw->func_caps.common_cap.rss_table_size; in ice_setup_scctx()
420 scctx->isc_ntxqsets_max = hw->func_caps.common_cap.num_txq; in ice_setup_scctx()
421 scctx->isc_nrxqsets_max = hw->func_caps.common_cap.num_rxq; in ice_setup_scctx()
444 scctx->isc_rss_table_size = hw->func_caps.common_cap.rss_table_size; in ice_setup_scctx()
609 err = ice_resmgr_init(&sc->tx_qmgr, hw->func_caps.common_cap.num_txq); in ice_if_attach_pre()
617 err = ice_resmgr_init(&sc->rx_qmgr, hw->func_caps.common_cap.num_rxq); in ice_if_attach_pre()
632 hw->func_caps.guar_num_vsi); in ice_if_attach_pre()
1813 for (i = 1; i < hw->func_caps.common_cap.num_msix_vectors; i++) in ice_if_intr_disable()
2992 if (!hw->func_caps.common_cap.rss_table_size) in ice_init_device_features()
[all …]
H A Dice_common.c1254 uld_mask = ICE_RESET_DONE_MASK | (hw->func_caps.common_cap.iwarp ? in ice_check_reset()
3201 ice_discover_func_caps(struct ice_hw *hw, struct ice_hw_func_caps *func_caps) in ice_discover_func_caps() argument
3220 ice_parse_func_caps(hw, func_caps, cbuf, cap_count); in ice_discover_func_caps()
3232 struct ice_hw_func_caps *func_caps = &hw->func_caps; in ice_set_safe_mode_caps() local
3238 cached_caps = func_caps->common_cap; in ice_set_safe_mode_caps()
3241 memset(func_caps, 0, sizeof(*func_caps)); in ice_set_safe_mode_caps()
3244 func_caps->common_cap.name = cached_caps.name in ice_set_safe_mode_caps()
3255 func_caps->common_cap.num_rxq = 1; in ice_set_safe_mode_caps()
3256 func_caps->common_cap.num_txq = 1; in ice_set_safe_mode_caps()
3259 func_caps->common_cap.num_msix_vectors = 2; in ice_set_safe_mode_caps()
[all …]
H A Dice_iov.c489 reg_idx = (hw->func_caps.vf_base_id + vf->vf_num) / 32; in ice_iov_handle_vflr()
490 bit_idx = (hw->func_caps.vf_base_id + vf->vf_num) % 32; in ice_iov_handle_vflr()
549 global_vf_num = vf->vf_num + hw->func_caps.vf_base_id; in ice_reset_vf()
1776 u16 abs_vf_first_irq_idx = hw->func_caps.common_cap.msix_vector_first_id + in ice_iov_setup_intr_mapping()
1779 u16 abs_vf_num = vf->vf_num + hw->func_caps.vf_base_id; in ice_iov_setup_intr_mapping()
H A Dice_dcb.c1242 if (!hw->func_caps.common_cap.dcb) in ice_init_dcb()
1284 if (!hw->func_caps.common_cap.dcb) in ice_cfg_lldp_mib_change()
H A Dice_lib.c1621 tlan_ctx->vmvf_num = hw->func_caps.vf_base_id + vsi->vf_num; in ice_setup_tx_ctx()
7139 cap = &sc->hw.func_caps.common_cap; in ice_vsi_set_rss_params()
8190 num_ports = bitcount32(hw->func_caps.common_cap.valid_functions); in ice_pcie_bandwidth_check()
9006 maxtcs = hw->func_caps.common_cap.maxtc; in ice_set_default_local_mib_settings()
10356 if (hw->func_caps.common_cap.num_msix_vectors > ICE_MAX_MSIX_VECTORS) { in ice_alloc_intr_tracking()
10359 hw->func_caps.common_cap.num_msix_vectors); in ice_alloc_intr_tracking()
10365 hw->func_caps.common_cap.num_msix_vectors); in ice_alloc_intr_tracking()
10374 (u16 *)malloc(sizeof(u16) * hw->func_caps.common_cap.num_msix_vectors, in ice_alloc_intr_tracking()
10381 (u16 *)malloc(sizeof(u16) * hw->func_caps.common_cap.num_msix_vectors, in ice_alloc_intr_tracking()
10388 for (u32 i = 0; i < hw->func_caps.common_cap.num_msix_vectors; i++) { in ice_alloc_intr_tracking()
[all …]
H A Dice_type.h1114 struct ice_hw_func_caps func_caps; /* function capabilities */ member
H A Dice_ddp_common.c2419 if (!hw->func_caps.common_cap.tx_sched_topo_comp_mode_en) { in ice_cfg_tx_topo()
/src/sys/dev/ixgbe/
H A Dixgbe_e610.h62 struct ixgbe_hw_func_caps* func_caps);
H A Dixgbe_e610.c1161 struct ixgbe_hw_func_caps *func_caps) in ixgbe_discover_func_caps() argument
1181 ixgbe_parse_func_caps(hw, func_caps, cbuf, cap_count); in ixgbe_discover_func_caps()
1205 return ixgbe_discover_func_caps(hw, &hw->func_caps); in ixgbe_get_caps()
1364 use_1p40_buff = hw->func_caps.common_cap.eee_support != 0; in ixgbe_aci_set_phy_cfg()
H A Dixgbe_type.h4308 struct ixgbe_hw_func_caps func_caps; member
H A Dif_ix.c5735 if (error == 0 && sc->hw.func_caps.common_cap.eee_support != 0) in ixgbe_init_device_features()