Home
last modified time | relevance | path

Searched refs:dsmpd (Results 1 – 8 of 8) sorted by relevance

/src/sys/dev/clk/rockchip/
H A Drk3399_pmucru.c145 .dsmpd = 1,
153 .dsmpd = 1,
161 .dsmpd = 1,
169 .dsmpd = 1,
177 .dsmpd = 1,
185 .dsmpd = 1,
193 .dsmpd = 1,
201 .dsmpd = 1,
209 .dsmpd = 1,
217 .dsmpd = 1,
[all …]
H A Drk_clk_pll.c381 uint32_t dsmpd, refdiv, fbdiv; in rk3328_clk_pll_recalc() local
396 dsmpd = (raw2 & RK3328_CLK_PLL_DSMPD_MASK) >> RK3328_CLK_PLL_DSMPD_SHIFT; in rk3328_clk_pll_recalc()
405 if (dsmpd == 0) { in rk3328_clk_pll_recalc()
464 reg = (rates->dsmpd << RK3328_CLK_PLL_DSMPD_SHIFT) | in rk3328_clk_pll_set_freq()
588 uint32_t dsmpd, refdiv, fbdiv; in rk3399_clk_pll_recalc() local
636 dsmpd = (con4 & RK3399_CLK_PLL_DSMPD_MASK) >> RK3399_CLK_PLL_DSMPD_SHIFT; in rk3399_clk_pll_recalc()
643 dprintf("dsmpd: %d\n", dsmpd); in rk3399_clk_pll_recalc()
647 if (dsmpd == 0) { in rk3399_clk_pll_recalc()
716 reg = rates->dsmpd << RK3399_CLK_PLL_DSMPD_SHIFT; in rk3399_clk_pll_set_freq()
H A Drk_clk_pll.h39 uint32_t dsmpd; member
H A Drk3328_cru.c577 .dsmpd = _dspd, \
H A Drk3399_cru.c554 .dsmpd = _dspd, \
H A Drk3568_cru.c62 .dsmpd = _dspd, \
/src/sys/dev/clk/starfive/
H A Djh7110_clk_pll.h58 uint32_t dsmpd; member
113 .dsmpd = 1,
121 .dsmpd = 1,
129 .dsmpd = 1,
137 .dsmpd = 1,
145 .dsmpd = 1,
153 .dsmpd = 1,
161 .dsmpd = 1,
169 .dsmpd = 1,
177 .dsmpd = 1,
[all …]
H A Djh7110_clk_pll.c134 uint32_t dacpd, dsmpd, fbdiv, prediv, postdiv1; in jh7110_clk_pll_recalc_freq() local
144 dsmpd = (SYSCON_READ_4(sc->syscon, clk_sc->dsmpd_offset) & clk_sc->dsmpd_mask) >> in jh7110_clk_pll_recalc_freq()
158 if (dacpd == 0 && dsmpd == 0) in jh7110_clk_pll_recalc_freq()
200 syscon_val->dsmpd << clk_sc->dsmpd_shift & clk_sc->dsmpd_mask); in jh7110_clk_pll_set_freq()
209 if (!syscon_val->dacpd && !syscon_val->dsmpd) { in jh7110_clk_pll_set_freq()