Home
last modified time | relevance | path

Searched refs:areNonVolatileConsecutiveLoads (Results 1 – 6 of 6) sorted by relevance

/src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAG.h2248 bool areNonVolatileConsecutiveLoads(LoadSDNode *LD, LoadSDNode *Base,
/src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp10834 if (DAG.areNonVolatileConsecutiveLoads(LHS, RHS, BitWidth / 8, 1)) { in visitFunnelShift()
15289 DAG.areNonVolatileConsecutiveLoads(LD2, LD1, LD1Bytes, 1) && in CombineConsecutiveLoads()
22035 if (!DAG.areNonVolatileConsecutiveLoads(ScalarLoad, VecLoad, EltSize / 8, in combineInsertEltToLoad()
22039 if (!DAG.areNonVolatileConsecutiveLoads( in combineInsertEltToLoad()
H A DSelectionDAG.cpp12527 bool SelectionDAG::areNonVolatileConsecutiveLoads(LoadSDNode *LD, in areNonVolatileConsecutiveLoads() function in SelectionDAG
/src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp14808 if (!DAG.areNonVolatileConsecutiveLoads(LD2, LD1, ElemSize, 1)) in combineBVOfConsecutiveLoads()
14810 if (!DAG.areNonVolatileConsecutiveLoads(LD1, LD2, ElemSize, 1)) in combineBVOfConsecutiveLoads()
/src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp6982 return DAG.areNonVolatileConsecutiveLoads(Ld, Base, BaseSizeInBytes, in EltsFromConsecutiveLoads()
10254 return DAG.areNonVolatileConsecutiveLoads( in lowerShuffleAsVTRUNC()
56921 DAG.areNonVolatileConsecutiveLoads(SubLd, VecLd, in combineINSERT_SUBVECTOR()
/src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp20595 DAG.areNonVolatileConsecutiveLoads(get<1>(L), get<0>(L), in areLoadedOffsetButOtherwiseSame()