Home
last modified time | relevance | path

Searched refs:UnitEnd (Results 1 – 2 of 2) sorted by relevance

/src/contrib/llvm-project/llvm/utils/TableGen/
H A DRegisterInfoEmitter.cpp236 for (unsigned UnitIdx = 0, UnitEnd = RegBank.getNumNativeRegUnits(); in EmitRegUnitPressure() local
237 UnitIdx < UnitEnd; ++UnitIdx) { in EmitRegUnitPressure()
248 for (unsigned UnitIdx = 0, UnitEnd = RegBank.getNumNativeRegUnits(); in EmitRegUnitPressure() local
249 UnitIdx < UnitEnd; ++UnitIdx) { in EmitRegUnitPressure()
344 for (unsigned UnitIdx = 0, UnitEnd = RegBank.getNumNativeRegUnits(); in EmitRegUnitPressure() local
345 UnitIdx < UnitEnd; ++UnitIdx) { in EmitRegUnitPressure()
/src/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DCodeGenRegisters.cpp2142 for (unsigned UnitIdx = 0, UnitEnd = NumNativeRegUnits; UnitIdx < UnitEnd; in computeRegUnitSets() local